|
|
@@ -1124,7 +1124,7 @@ static u32 mclk_get_divisor(struct platform_device *pdev,
|
|
|
/* mclk <= ciclk / 4 (27.4.2) */
|
|
|
if (mclk > lcdclk / 4) {
|
|
|
mclk = lcdclk / 4;
|
|
|
- dev_warn(pcdev_to_dev(pcdev),
|
|
|
+ dev_warn(&pdev->dev,
|
|
|
"Limiting master clock to %lu\n", mclk);
|
|
|
}
|
|
|
|
|
|
@@ -1135,7 +1135,7 @@ static u32 mclk_get_divisor(struct platform_device *pdev,
|
|
|
if (pcdev->platform_flags & PXA_CAMERA_MCLK_EN)
|
|
|
pcdev->mclk = lcdclk / (2 * (div + 1));
|
|
|
|
|
|
- dev_dbg(pcdev_to_dev(pcdev), "LCD clock %luHz, target freq %luHz, divisor %u\n",
|
|
|
+ dev_dbg(&pdev->dev, "LCD clock %luHz, target freq %luHz, divisor %u\n",
|
|
|
lcdclk, mclk, div);
|
|
|
|
|
|
return div;
|