|
|
@@ -551,7 +551,7 @@ static int dscc4_wait_ack_cec(struct dscc4_dev_priv *dpriv,
|
|
|
msg, i);
|
|
|
goto done;
|
|
|
}
|
|
|
- schedule_timeout_uninterruptible(10);
|
|
|
+ schedule_timeout_uninterruptible(msecs_to_jiffies(100));
|
|
|
rmb();
|
|
|
} while (++i > 0);
|
|
|
netdev_err(dev, "%s timeout\n", msg);
|
|
|
@@ -596,7 +596,7 @@ static inline int dscc4_xpr_ack(struct dscc4_dev_priv *dpriv)
|
|
|
(dpriv->iqtx[cur] & cpu_to_le32(Xpr)))
|
|
|
break;
|
|
|
smp_rmb();
|
|
|
- schedule_timeout_uninterruptible(10);
|
|
|
+ schedule_timeout_uninterruptible(msecs_to_jiffies(100));
|
|
|
} while (++i > 0);
|
|
|
|
|
|
return (i >= 0 ) ? i : -EAGAIN;
|
|
|
@@ -1033,7 +1033,7 @@ static void dscc4_pci_reset(struct pci_dev *pdev, void __iomem *ioaddr)
|
|
|
/* Flush posted writes */
|
|
|
readl(ioaddr + GSTAR);
|
|
|
|
|
|
- schedule_timeout_uninterruptible(10);
|
|
|
+ schedule_timeout_uninterruptible(msecs_to_jiffies(100));
|
|
|
|
|
|
for (i = 0; i < 16; i++)
|
|
|
pci_write_config_dword(pdev, i << 2, dscc4_pci_config_store[i]);
|