|
@@ -14,6 +14,8 @@
|
|
|
#ifndef __POWERPC_FSL_PCI_H
|
|
#ifndef __POWERPC_FSL_PCI_H
|
|
|
#define __POWERPC_FSL_PCI_H
|
|
#define __POWERPC_FSL_PCI_H
|
|
|
|
|
|
|
|
|
|
+struct platform_device;
|
|
|
|
|
+
|
|
|
#define PCIE_LTSSM 0x0404 /* PCIE Link Training and Status */
|
|
#define PCIE_LTSSM 0x0404 /* PCIE Link Training and Status */
|
|
|
#define PCIE_LTSSM_L0 0x16 /* L0 state */
|
|
#define PCIE_LTSSM_L0 0x16 /* L0 state */
|
|
|
#define PCIE_IP_REV_2_2 0x02080202 /* PCIE IP block version Rev2.2 */
|
|
#define PCIE_IP_REV_2_2 0x02080202 /* PCIE IP block version Rev2.2 */
|