|
|
@@ -196,6 +196,10 @@ static void exynos_pm_central_suspend(void)
|
|
|
tmp = pmu_raw_readl(S5P_CENTRAL_SEQ_CONFIGURATION);
|
|
|
tmp &= ~S5P_CENTRAL_LOWPWR_CFG;
|
|
|
pmu_raw_writel(tmp, S5P_CENTRAL_SEQ_CONFIGURATION);
|
|
|
+
|
|
|
+ /* Setting SEQ_OPTION register */
|
|
|
+ pmu_raw_writel(S5P_USE_STANDBY_WFI0 | S5P_USE_STANDBY_WFE0,
|
|
|
+ S5P_CENTRAL_SEQ_OPTION);
|
|
|
}
|
|
|
|
|
|
static int exynos_pm_central_resume(void)
|
|
|
@@ -321,15 +325,8 @@ static void exynos_pm_prepare(void)
|
|
|
|
|
|
static int exynos_pm_suspend(void)
|
|
|
{
|
|
|
- unsigned long tmp;
|
|
|
-
|
|
|
exynos_pm_central_suspend();
|
|
|
|
|
|
- /* Setting SEQ_OPTION register */
|
|
|
-
|
|
|
- tmp = (S5P_USE_STANDBY_WFI0 | S5P_USE_STANDBY_WFE0);
|
|
|
- pmu_raw_writel(tmp, S5P_CENTRAL_SEQ_OPTION);
|
|
|
-
|
|
|
if (read_cpuid_part() == ARM_CPU_PART_CORTEX_A9)
|
|
|
exynos_cpu_save_register();
|
|
|
|