|
|
@@ -14,6 +14,13 @@
|
|
|
|
|
|
/* Generic ones first. */
|
|
|
#define cpu_has_tlb 1
|
|
|
+#define cpu_has_tlbinv 0
|
|
|
+#define cpu_has_segments 0
|
|
|
+#define cpu_has_eva 0
|
|
|
+#define cpu_has_htw 0
|
|
|
+#define cpu_has_rixiex 0
|
|
|
+#define cpu_has_maar 0
|
|
|
+#define cpu_has_rw_llb 0
|
|
|
#define cpu_has_tx39_cache 0
|
|
|
#define cpu_has_divec 0
|
|
|
#define cpu_has_prefetch 0
|
|
|
@@ -24,6 +31,7 @@
|
|
|
#define cpu_has_mips3d 0
|
|
|
#define cpu_has_smartmips 0
|
|
|
#define cpu_has_rixi 0
|
|
|
+#define cpu_has_xpa 0
|
|
|
#define cpu_has_vtag_icache 0
|
|
|
#define cpu_has_ic_fills_f_dc 0
|
|
|
#define cpu_has_pindexed_dcache 0
|
|
|
@@ -36,11 +44,18 @@
|
|
|
#define cpu_has_mips64r1 0
|
|
|
#define cpu_has_mips64r2 0
|
|
|
#define cpu_has_dsp 0
|
|
|
+#define cpu_has_dsp2 0
|
|
|
#define cpu_has_mipsmt 0
|
|
|
#define cpu_has_userlocal 0
|
|
|
+#define cpu_hwrena_impl_bits 0
|
|
|
+#define cpu_has_perf_cntr_intr_bit 0
|
|
|
+#define cpu_has_vz 0
|
|
|
+#define cpu_has_fre 0
|
|
|
+#define cpu_has_cdmm 0
|
|
|
|
|
|
/* R3k-specific ones. */
|
|
|
#ifdef CONFIG_CPU_R3000
|
|
|
+#define cpu_has_3kex 1
|
|
|
#define cpu_has_4kex 0
|
|
|
#define cpu_has_3k_cache 1
|
|
|
#define cpu_has_4k_cache 0
|
|
|
@@ -63,6 +78,7 @@
|
|
|
|
|
|
/* R4k-specific ones. */
|
|
|
#ifdef CONFIG_CPU_R4X00
|
|
|
+#define cpu_has_3kex 0
|
|
|
#define cpu_has_4kex 1
|
|
|
#define cpu_has_3k_cache 0
|
|
|
#define cpu_has_4k_cache 1
|