|
@@ -1114,7 +1114,7 @@
|
|
|
#define I40IWQPC_VLANTAG_MASK (0xffffULL << I40IWQPC_VLANTAG_SHIFT)
|
|
#define I40IWQPC_VLANTAG_MASK (0xffffULL << I40IWQPC_VLANTAG_SHIFT)
|
|
|
|
|
|
|
|
#define I40IWQPC_ARPIDX_SHIFT 48
|
|
#define I40IWQPC_ARPIDX_SHIFT 48
|
|
|
-#define I40IWQPC_ARPIDX_MASK (0xfffULL << I40IWQPC_ARPIDX_SHIFT)
|
|
|
|
|
|
|
+#define I40IWQPC_ARPIDX_MASK (0xffffULL << I40IWQPC_ARPIDX_SHIFT)
|
|
|
|
|
|
|
|
#define I40IWQPC_FLOWLABEL_SHIFT 0
|
|
#define I40IWQPC_FLOWLABEL_SHIFT 0
|
|
|
#define I40IWQPC_FLOWLABEL_MASK (0xfffffUL << I40IWQPC_FLOWLABEL_SHIFT)
|
|
#define I40IWQPC_FLOWLABEL_MASK (0xfffffUL << I40IWQPC_FLOWLABEL_SHIFT)
|