|
@@ -66,6 +66,7 @@
|
|
|
#define I40E_PFPCI_VM_FLUSH_DONE 0x0009C880
|
|
#define I40E_PFPCI_VM_FLUSH_DONE 0x0009C880
|
|
|
#define I40E_PFPCI_VM_FLUSH_DONE_FLUSH_DONE_SHIFT 0
|
|
#define I40E_PFPCI_VM_FLUSH_DONE_FLUSH_DONE_SHIFT 0
|
|
|
#define I40E_PFPCI_VM_FLUSH_DONE_FLUSH_DONE_MASK (0x1 << I40E_PFPCI_VM_FLUSH_DONE_FLUSH_DONE_SHIFT)
|
|
#define I40E_PFPCI_VM_FLUSH_DONE_FLUSH_DONE_MASK (0x1 << I40E_PFPCI_VM_FLUSH_DONE_FLUSH_DONE_SHIFT)
|
|
|
|
|
+
|
|
|
#define I40E_PF_ARQBAH 0x00080180
|
|
#define I40E_PF_ARQBAH 0x00080180
|
|
|
#define I40E_PF_ARQBAH_ARQBAH_SHIFT 0
|
|
#define I40E_PF_ARQBAH_ARQBAH_SHIFT 0
|
|
|
#define I40E_PF_ARQBAH_ARQBAH_MASK (0xFFFFFFFF << I40E_PF_ARQBAH_ARQBAH_SHIFT)
|
|
#define I40E_PF_ARQBAH_ARQBAH_MASK (0xFFFFFFFF << I40E_PF_ARQBAH_ARQBAH_SHIFT)
|