|
|
@@ -53,24 +53,32 @@ static void am335x_tsc_se_update(struct ti_tscadc_dev *tsadc)
|
|
|
tscadc_writel(tsadc, REG_SE, tsadc->reg_se_cache);
|
|
|
}
|
|
|
|
|
|
-void am335x_tsc_se_set(struct ti_tscadc_dev *tsadc, u32 val)
|
|
|
+void am335x_tsc_se_set_cache(struct ti_tscadc_dev *tsadc, u32 val)
|
|
|
{
|
|
|
unsigned long flags;
|
|
|
|
|
|
spin_lock_irqsave(&tsadc->reg_lock, flags);
|
|
|
- tsadc->reg_se_cache = tscadc_readl(tsadc, REG_SE);
|
|
|
tsadc->reg_se_cache |= val;
|
|
|
am335x_tsc_se_update(tsadc);
|
|
|
spin_unlock_irqrestore(&tsadc->reg_lock, flags);
|
|
|
}
|
|
|
-EXPORT_SYMBOL_GPL(am335x_tsc_se_set);
|
|
|
+EXPORT_SYMBOL_GPL(am335x_tsc_se_set_cache);
|
|
|
+
|
|
|
+void am335x_tsc_se_set_once(struct ti_tscadc_dev *tsadc, u32 val)
|
|
|
+{
|
|
|
+ unsigned long flags;
|
|
|
+
|
|
|
+ spin_lock_irqsave(&tsadc->reg_lock, flags);
|
|
|
+ tscadc_writel(tsadc, REG_SE, tsadc->reg_se_cache | val);
|
|
|
+ spin_unlock_irqrestore(&tsadc->reg_lock, flags);
|
|
|
+}
|
|
|
+EXPORT_SYMBOL_GPL(am335x_tsc_se_set_once);
|
|
|
|
|
|
void am335x_tsc_se_clr(struct ti_tscadc_dev *tsadc, u32 val)
|
|
|
{
|
|
|
unsigned long flags;
|
|
|
|
|
|
spin_lock_irqsave(&tsadc->reg_lock, flags);
|
|
|
- tsadc->reg_se_cache = tscadc_readl(tsadc, REG_SE);
|
|
|
tsadc->reg_se_cache &= ~val;
|
|
|
am335x_tsc_se_update(tsadc);
|
|
|
spin_unlock_irqrestore(&tsadc->reg_lock, flags);
|