|
@@ -91,29 +91,6 @@ out:
|
|
|
IXGBE_WRITE_REG(hw, IXGBE_GCR, gcr);
|
|
IXGBE_WRITE_REG(hw, IXGBE_GCR, gcr);
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-/**
|
|
|
|
|
- * ixgbe_get_pcie_msix_count_82598 - Gets MSI-X vector count
|
|
|
|
|
- * @hw: pointer to hardware structure
|
|
|
|
|
- *
|
|
|
|
|
- * Read PCIe configuration space, and get the MSI-X vector count from
|
|
|
|
|
- * the capabilities table.
|
|
|
|
|
- **/
|
|
|
|
|
-static u16 ixgbe_get_pcie_msix_count_82598(struct ixgbe_hw *hw)
|
|
|
|
|
-{
|
|
|
|
|
- struct ixgbe_adapter *adapter = hw->back;
|
|
|
|
|
- u16 msix_count;
|
|
|
|
|
- pci_read_config_word(adapter->pdev, IXGBE_PCIE_MSIX_82598_CAPS,
|
|
|
|
|
- &msix_count);
|
|
|
|
|
- msix_count &= IXGBE_PCIE_MSIX_TBL_SZ_MASK;
|
|
|
|
|
-
|
|
|
|
|
- /* MSI-X count is zero-based in HW, so increment to give proper value */
|
|
|
|
|
- msix_count++;
|
|
|
|
|
-
|
|
|
|
|
- return msix_count;
|
|
|
|
|
-}
|
|
|
|
|
-
|
|
|
|
|
-/**
|
|
|
|
|
- */
|
|
|
|
|
static s32 ixgbe_get_invariants_82598(struct ixgbe_hw *hw)
|
|
static s32 ixgbe_get_invariants_82598(struct ixgbe_hw *hw)
|
|
|
{
|
|
{
|
|
|
struct ixgbe_mac_info *mac = &hw->mac;
|
|
struct ixgbe_mac_info *mac = &hw->mac;
|
|
@@ -126,7 +103,7 @@ static s32 ixgbe_get_invariants_82598(struct ixgbe_hw *hw)
|
|
|
mac->num_rar_entries = IXGBE_82598_RAR_ENTRIES;
|
|
mac->num_rar_entries = IXGBE_82598_RAR_ENTRIES;
|
|
|
mac->max_rx_queues = IXGBE_82598_MAX_RX_QUEUES;
|
|
mac->max_rx_queues = IXGBE_82598_MAX_RX_QUEUES;
|
|
|
mac->max_tx_queues = IXGBE_82598_MAX_TX_QUEUES;
|
|
mac->max_tx_queues = IXGBE_82598_MAX_TX_QUEUES;
|
|
|
- mac->max_msix_vectors = ixgbe_get_pcie_msix_count_82598(hw);
|
|
|
|
|
|
|
+ mac->max_msix_vectors = ixgbe_get_pcie_msix_count_generic(hw);
|
|
|
|
|
|
|
|
return 0;
|
|
return 0;
|
|
|
}
|
|
}
|