|
@@ -25,8 +25,8 @@
|
|
|
&dra7_pmx_core {
|
|
&dra7_pmx_core {
|
|
|
uart3_pins_default: uart3_pins_default {
|
|
uart3_pins_default: uart3_pins_default {
|
|
|
pinctrl-single,pins = <
|
|
pinctrl-single,pins = <
|
|
|
- DRA7XX_CORE_IOPAD(0x37f8, PIN_INPUT_SLEW | MUX_MODE2) /* uart2_ctsn.uart3_rxd */
|
|
|
|
|
- DRA7XX_CORE_IOPAD(0x37fc, PIN_INPUT_SLEW | MUX_MODE1) /* uart2_rtsn.uart3_txd */
|
|
|
|
|
|
|
+ DRA7XX_CORE_IOPAD(0x3648, PIN_INPUT_SLEW | MUX_MODE0) /* uart3_rxd */
|
|
|
|
|
+ DRA7XX_CORE_IOPAD(0x364c, PIN_INPUT_SLEW | MUX_MODE0) /* uart3_txd */
|
|
|
>;
|
|
>;
|
|
|
};
|
|
};
|
|
|
|
|
|