|
|
@@ -1347,12 +1347,12 @@ void dcn_bw_update_from_pplib(struct dc *dc)
|
|
|
struct dm_pp_clock_levels_with_voltage fclks = {0}, dcfclks = {0};
|
|
|
bool res;
|
|
|
|
|
|
- kernel_fpu_begin();
|
|
|
-
|
|
|
/* TODO: This is not the proper way to obtain fabric_and_dram_bandwidth, should be min(fclk, memclk) */
|
|
|
res = dm_pp_get_clock_levels_by_type_with_voltage(
|
|
|
ctx, DM_PP_CLOCK_TYPE_FCLK, &fclks);
|
|
|
|
|
|
+ kernel_fpu_begin();
|
|
|
+
|
|
|
if (res)
|
|
|
res = verify_clock_values(&fclks);
|
|
|
|
|
|
@@ -1371,9 +1371,13 @@ void dcn_bw_update_from_pplib(struct dc *dc)
|
|
|
} else
|
|
|
BREAK_TO_DEBUGGER();
|
|
|
|
|
|
+ kernel_fpu_end();
|
|
|
+
|
|
|
res = dm_pp_get_clock_levels_by_type_with_voltage(
|
|
|
ctx, DM_PP_CLOCK_TYPE_DCFCLK, &dcfclks);
|
|
|
|
|
|
+ kernel_fpu_begin();
|
|
|
+
|
|
|
if (res)
|
|
|
res = verify_clock_values(&dcfclks);
|
|
|
|