|
@@ -180,10 +180,9 @@ static char *arc_cpu_mumbojumbo(int cpu_id, char *buf, int len)
|
|
|
(unsigned int)(arc_get_core_freq() / 1000000),
|
|
(unsigned int)(arc_get_core_freq() / 1000000),
|
|
|
(unsigned int)(arc_get_core_freq() / 10000) % 100);
|
|
(unsigned int)(arc_get_core_freq() / 10000) % 100);
|
|
|
|
|
|
|
|
- n += scnprintf(buf + n, len - n, "Timers\t\t: %s%s%s%s\nISA Extn\t: ",
|
|
|
|
|
|
|
+ n += scnprintf(buf + n, len - n, "Timers\t\t: %s%s\nISA Extn\t: ",
|
|
|
IS_AVAIL1(cpu->timers.t0, "Timer0 "),
|
|
IS_AVAIL1(cpu->timers.t0, "Timer0 "),
|
|
|
- IS_AVAIL1(cpu->timers.t1, "Timer1 "),
|
|
|
|
|
- IS_AVAIL2(cpu->timers.rtsc, "64-bit RTSC ", CONFIG_ARC_HAS_RTSC));
|
|
|
|
|
|
|
+ IS_AVAIL1(cpu->timers.t1, "Timer1 "));
|
|
|
|
|
|
|
|
n += i = scnprintf(buf + n, len - n, "%s%s",
|
|
n += i = scnprintf(buf + n, len - n, "%s%s",
|
|
|
IS_AVAIL2(atomic, "atomic ", CONFIG_ARC_HAS_LLSC));
|
|
IS_AVAIL2(atomic, "atomic ", CONFIG_ARC_HAS_LLSC));
|
|
@@ -254,9 +253,6 @@ static void arc_chk_core_config(void)
|
|
|
if (!cpu->timers.t1)
|
|
if (!cpu->timers.t1)
|
|
|
panic("Timer1 is not present!\n");
|
|
panic("Timer1 is not present!\n");
|
|
|
|
|
|
|
|
- if (IS_ENABLED(CONFIG_ARC_HAS_RTSC) && !cpu->timers.rtsc)
|
|
|
|
|
- panic("RTSC is not present\n");
|
|
|
|
|
-
|
|
|
|
|
#ifdef CONFIG_ARC_HAS_DCCM
|
|
#ifdef CONFIG_ARC_HAS_DCCM
|
|
|
/*
|
|
/*
|
|
|
* DCCM can be arbit placed in hardware.
|
|
* DCCM can be arbit placed in hardware.
|