|
@@ -387,4 +387,36 @@
|
|
|
dma-coherent;
|
|
dma-coherent;
|
|
|
};
|
|
};
|
|
|
};
|
|
};
|
|
|
|
|
+
|
|
|
|
|
+ m_can0: mcan@40528000 {
|
|
|
|
|
+ compatible = "bosch,m_can";
|
|
|
|
|
+ reg = <0x0 0x40528000 0x0 0x400>,
|
|
|
|
|
+ <0x0 0x40500000 0x0 0x4400>;
|
|
|
|
|
+ reg-names = "m_can", "message_ram";
|
|
|
|
|
+ power-domains = <&k3_pds 102>;
|
|
|
|
|
+ clocks = <&k3_clks 102 0>, <&k3_clks 102 5>;
|
|
|
|
|
+ clock-names = "cclk", "hclk";
|
|
|
|
|
+ interrupt-parent = <&gic500>;
|
|
|
|
|
+ interrupts = <GIC_SPI 544 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
|
+ <GIC_SPI 545 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
|
+ interrupt-names = "int0", "int1";
|
|
|
|
|
+ bosch,mram-cfg = <0x0 0 0 32 0 0 1 1>;
|
|
|
|
|
+ status = "disabled";
|
|
|
|
|
+ };
|
|
|
|
|
+
|
|
|
|
|
+ m_can1: mcan@40568000 {
|
|
|
|
|
+ compatible = "bosch,m_can";
|
|
|
|
|
+ reg = <0x0 0x40568000 0x0 0x400>,
|
|
|
|
|
+ <0x0 0x40540000 0x0 0x4400>;
|
|
|
|
|
+ reg-names = "m_can", "message_ram";
|
|
|
|
|
+ power-domains = <&k3_pds 103>;
|
|
|
|
|
+ clocks = <&k3_clks 103 0>, <&k3_clks 103 5>;
|
|
|
|
|
+ clock-names = "cclk", "hclk";
|
|
|
|
|
+ interrupt-parent = <&gic500>;
|
|
|
|
|
+ interrupts = <GIC_SPI 547 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
|
+ <GIC_SPI 548 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
|
+ interrupt-names = "int0", "int1";
|
|
|
|
|
+ bosch,mram-cfg = <0x0 0 0 32 0 0 1 1>;
|
|
|
|
|
+ status = "disabled";
|
|
|
|
|
+ };
|
|
|
};
|
|
};
|