|
|
@@ -2200,6 +2200,15 @@ static struct amd64_family_type family_types[] = {
|
|
|
.dbam_to_cs = f17_base_addr_to_cs_size,
|
|
|
}
|
|
|
},
|
|
|
+ [F17_M10H_CPUS] = {
|
|
|
+ .ctl_name = "F17h_M10h",
|
|
|
+ .f0_id = PCI_DEVICE_ID_AMD_17H_M10H_DF_F0,
|
|
|
+ .f6_id = PCI_DEVICE_ID_AMD_17H_M10H_DF_F6,
|
|
|
+ .ops = {
|
|
|
+ .early_channel_count = f17_early_channel_count,
|
|
|
+ .dbam_to_cs = f17_base_addr_to_cs_size,
|
|
|
+ }
|
|
|
+ },
|
|
|
};
|
|
|
|
|
|
/*
|
|
|
@@ -3188,6 +3197,11 @@ static struct amd64_family_type *per_family_init(struct amd64_pvt *pvt)
|
|
|
break;
|
|
|
|
|
|
case 0x17:
|
|
|
+ if (pvt->model >= 0x10 && pvt->model <= 0x2f) {
|
|
|
+ fam_type = &family_types[F17_M10H_CPUS];
|
|
|
+ pvt->ops = &family_types[F17_M10H_CPUS].ops;
|
|
|
+ break;
|
|
|
+ }
|
|
|
fam_type = &family_types[F17_CPUS];
|
|
|
pvt->ops = &family_types[F17_CPUS].ops;
|
|
|
break;
|