|
|
@@ -127,7 +127,6 @@
|
|
|
#define ID2_PTFS_64K (1 << 14)
|
|
|
|
|
|
/* Global TLB invalidation */
|
|
|
-#define ARM_SMMU_GR0_STLBIALL 0x60
|
|
|
#define ARM_SMMU_GR0_TLBIVMID 0x64
|
|
|
#define ARM_SMMU_GR0_TLBIALLNSNH 0x68
|
|
|
#define ARM_SMMU_GR0_TLBIALLH 0x6c
|
|
|
@@ -1414,7 +1413,6 @@ static void arm_smmu_device_reset(struct arm_smmu_device *smmu)
|
|
|
}
|
|
|
|
|
|
/* Invalidate the TLB, just in case */
|
|
|
- writel_relaxed(0, gr0_base + ARM_SMMU_GR0_STLBIALL);
|
|
|
writel_relaxed(0, gr0_base + ARM_SMMU_GR0_TLBIALLH);
|
|
|
writel_relaxed(0, gr0_base + ARM_SMMU_GR0_TLBIALLNSNH);
|
|
|
|