|
|
@@ -50,6 +50,7 @@ Required Properties:
|
|
|
"ti,am5728-pruss-soc-bus" for AM57xx family of SoCs
|
|
|
"ti,k2g-pruss-soc-bus" for 66AK2G family of SoCs
|
|
|
"ti,am654-icssg-soc-bus" for K3 AM65x family of SoCs
|
|
|
+ "ti,j721e-icssg-soc-bus" for K3 J721E family of SoCs
|
|
|
- reg : address and size of the PRUSS CFG sub-module register
|
|
|
dictating the interconnect configuration
|
|
|
- #address-cells : should be 1
|
|
|
@@ -62,8 +63,8 @@ SoC-specific Required properties:
|
|
|
The following are mandatory properties for all OMAP-architecture based SoCs:
|
|
|
- ti,hwmods : name of the hwmod associated with the PRUSS instance
|
|
|
|
|
|
-The following properties are _required_ only for Keystone 2 66AK2G SoCs and
|
|
|
-K3 AM65x SoCs only:
|
|
|
+The following properties are _required_ only for Keystone 2 66AK2G SoCs,
|
|
|
+K3 AM65x SoCs and K3 J721E SoCs only:
|
|
|
- power-domains : Should contain a phandle to a PM domain provider node and an
|
|
|
args specifier containing the PRUSS SCI device id value. This
|
|
|
property is as per the binding,
|
|
|
@@ -85,6 +86,7 @@ Required Properties:
|
|
|
"ti,am5728-pruss" for AM57xx family of SoCs
|
|
|
"ti,k2g-pruss" for 66AK2G family of SoCs
|
|
|
"ti,am654-icssg" for K3 AM65x family of SoCs
|
|
|
+ "ti,j721e-icssg" for K3 J721E family of SoCs
|
|
|
- reg : base address and size of the entire PRU-ICSS space
|
|
|
- interrupts : all the interrupts generated towards the main host
|
|
|
processor in the SoC. The format depends on the
|
|
|
@@ -103,7 +105,7 @@ Required Properties:
|
|
|
same address view as the parent, so should be mentioned without
|
|
|
any value for the property
|
|
|
|
|
|
-Optional Properties: (Applies only to "ti,am654-icssg")
|
|
|
+Optional Properties: (Applies only to "ti,am654-icssg" and "ti,j721e-icssg")
|
|
|
--------------------
|
|
|
- ti,psil-base : PSIL thread start number
|
|
|
- ti,psil-config<n> : PSIL configuration for each thread number
|
|
|
@@ -174,7 +176,7 @@ Required Properties:
|
|
|
|
|
|
PRUSS INTC Node
|
|
|
================
|
|
|
-Each PRUSS has a single interrupt controller instance that is common to both
|
|
|
+Each PRUSS has a single interrupt controller instance that is common to all
|
|
|
the PRU cores. This should be represented as an interrupt-controller node. The
|
|
|
bindings for this shall be defined in the file,
|
|
|
Documentation/devicetree/bindings/interrupt-controller/ti,pruss-intc.txt
|
|
|
@@ -184,8 +186,9 @@ PRU Node
|
|
|
=========
|
|
|
Each PRUSS has dual PRU cores, each represented as a remoteproc device through
|
|
|
a PRU child node each. Each node can optionally be rendered inactive by using
|
|
|
-the standard DT string property, "status". The bindings for this shall be
|
|
|
-defined in the file,
|
|
|
+the standard DT string property, "status". The ICSSG IP present on K3 SoCs have
|
|
|
+additional auxiliary PRU cores with slightly different IP integration. The
|
|
|
+bindings for this shall be defined in the file,
|
|
|
Documentation/devicetree/bindings/remoteproc/ti,pru-rproc.txt
|
|
|
|
|
|
|