|
@@ -1015,7 +1015,7 @@ static irqreturn_t ixgbe_msix_clean_rx(int irq, void *data)
|
|
|
rx_ring = &(adapter->rx_ring[r_idx]);
|
|
rx_ring = &(adapter->rx_ring[r_idx]);
|
|
|
/* disable interrupts on this vector only */
|
|
/* disable interrupts on this vector only */
|
|
|
IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, rx_ring->v_idx);
|
|
IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, rx_ring->v_idx);
|
|
|
- netif_rx_schedule(&q_vector->napi);
|
|
|
|
|
|
|
+ napi_schedule(&q_vector->napi);
|
|
|
|
|
|
|
|
return IRQ_HANDLED;
|
|
return IRQ_HANDLED;
|
|
|
}
|
|
}
|
|
@@ -1056,7 +1056,7 @@ static int ixgbe_clean_rxonly(struct napi_struct *napi, int budget)
|
|
|
|
|
|
|
|
/* If all Rx work done, exit the polling mode */
|
|
/* If all Rx work done, exit the polling mode */
|
|
|
if (work_done < budget) {
|
|
if (work_done < budget) {
|
|
|
- netif_rx_complete(napi);
|
|
|
|
|
|
|
+ napi_complete(napi);
|
|
|
if (adapter->itr_setting & 3)
|
|
if (adapter->itr_setting & 3)
|
|
|
ixgbe_set_itr_msix(q_vector);
|
|
ixgbe_set_itr_msix(q_vector);
|
|
|
if (!test_bit(__IXGBE_DOWN, &adapter->state))
|
|
if (!test_bit(__IXGBE_DOWN, &adapter->state))
|
|
@@ -1105,7 +1105,7 @@ static int ixgbe_clean_rxonly_many(struct napi_struct *napi, int budget)
|
|
|
rx_ring = &(adapter->rx_ring[r_idx]);
|
|
rx_ring = &(adapter->rx_ring[r_idx]);
|
|
|
/* If all Rx work done, exit the polling mode */
|
|
/* If all Rx work done, exit the polling mode */
|
|
|
if (work_done < budget) {
|
|
if (work_done < budget) {
|
|
|
- netif_rx_complete(napi);
|
|
|
|
|
|
|
+ napi_complete(napi);
|
|
|
if (adapter->itr_setting & 3)
|
|
if (adapter->itr_setting & 3)
|
|
|
ixgbe_set_itr_msix(q_vector);
|
|
ixgbe_set_itr_msix(q_vector);
|
|
|
if (!test_bit(__IXGBE_DOWN, &adapter->state))
|
|
if (!test_bit(__IXGBE_DOWN, &adapter->state))
|
|
@@ -1381,13 +1381,13 @@ static irqreturn_t ixgbe_intr(int irq, void *data)
|
|
|
|
|
|
|
|
ixgbe_check_fan_failure(adapter, eicr);
|
|
ixgbe_check_fan_failure(adapter, eicr);
|
|
|
|
|
|
|
|
- if (netif_rx_schedule_prep(&adapter->q_vector[0].napi)) {
|
|
|
|
|
|
|
+ if (napi_schedule_prep(&adapter->q_vector[0].napi)) {
|
|
|
adapter->tx_ring[0].total_packets = 0;
|
|
adapter->tx_ring[0].total_packets = 0;
|
|
|
adapter->tx_ring[0].total_bytes = 0;
|
|
adapter->tx_ring[0].total_bytes = 0;
|
|
|
adapter->rx_ring[0].total_packets = 0;
|
|
adapter->rx_ring[0].total_packets = 0;
|
|
|
adapter->rx_ring[0].total_bytes = 0;
|
|
adapter->rx_ring[0].total_bytes = 0;
|
|
|
/* would disable interrupts here but EIAM disabled it */
|
|
/* would disable interrupts here but EIAM disabled it */
|
|
|
- __netif_rx_schedule(&adapter->q_vector[0].napi);
|
|
|
|
|
|
|
+ __napi_schedule(&adapter->q_vector[0].napi);
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
return IRQ_HANDLED;
|
|
return IRQ_HANDLED;
|
|
@@ -2317,7 +2317,7 @@ static int ixgbe_poll(struct napi_struct *napi, int budget)
|
|
|
|
|
|
|
|
/* If budget not fully consumed, exit the polling mode */
|
|
/* If budget not fully consumed, exit the polling mode */
|
|
|
if (work_done < budget) {
|
|
if (work_done < budget) {
|
|
|
- netif_rx_complete(napi);
|
|
|
|
|
|
|
+ napi_complete(napi);
|
|
|
if (adapter->itr_setting & 3)
|
|
if (adapter->itr_setting & 3)
|
|
|
ixgbe_set_itr(adapter);
|
|
ixgbe_set_itr(adapter);
|
|
|
if (!test_bit(__IXGBE_DOWN, &adapter->state))
|
|
if (!test_bit(__IXGBE_DOWN, &adapter->state))
|