|
|
@@ -221,7 +221,7 @@ static unsigned int qcom_geni_serial_get_mctrl(struct uart_port *uport)
|
|
|
unsigned int mctrl = TIOCM_DSR | TIOCM_CAR;
|
|
|
u32 geni_ios;
|
|
|
|
|
|
- if (uart_console(uport) || !uart_cts_enabled(uport)) {
|
|
|
+ if (uart_console(uport)) {
|
|
|
mctrl |= TIOCM_CTS;
|
|
|
} else {
|
|
|
geni_ios = readl_relaxed(uport->membase + SE_GENI_IOS);
|
|
|
@@ -237,7 +237,7 @@ static void qcom_geni_serial_set_mctrl(struct uart_port *uport,
|
|
|
{
|
|
|
u32 uart_manual_rfr = 0;
|
|
|
|
|
|
- if (uart_console(uport) || !uart_cts_enabled(uport))
|
|
|
+ if (uart_console(uport))
|
|
|
return;
|
|
|
|
|
|
if (!(mctrl & TIOCM_RTS))
|