|
|
@@ -64,8 +64,12 @@
|
|
|
compatible = "simple-bus";
|
|
|
#address-cells = <2>;
|
|
|
#size-cells = <2>;
|
|
|
+ dma-coherent;
|
|
|
+ dma-ranges;
|
|
|
ranges;
|
|
|
|
|
|
+ ti,sci-dev-id = <199>;
|
|
|
+
|
|
|
main_navss_intr: interrupt-controller1 {
|
|
|
compatible = "ti,sci-intr";
|
|
|
interrupt-controller;
|
|
|
@@ -251,6 +255,45 @@
|
|
|
ti,mbox-num-fifos = <16>;
|
|
|
status = "disabled";
|
|
|
};
|
|
|
+
|
|
|
+ main_ringacc: ringacc@3c000000 {
|
|
|
+ compatible = "ti,am654-navss-ringacc";
|
|
|
+ reg = <0x0 0x3c000000 0x0 0x400000>,
|
|
|
+ <0x0 0x38000000 0x0 0x400000>,
|
|
|
+ <0x0 0x31120000 0x0 0x100>,
|
|
|
+ <0x0 0x33000000 0x0 0x40000>;
|
|
|
+ reg-names = "rt", "fifos", "proxy_gcfg", "proxy_target";
|
|
|
+ ti,num-rings = <1024>;
|
|
|
+ ti,sci-rm-range-gp-rings = <0x1>; /* GP ring range */
|
|
|
+ ti,sci = <&dmsc>;
|
|
|
+ ti,sci-dev-id = <211>;
|
|
|
+ interrupt-parent = <&main_udmass_inta>;
|
|
|
+ };
|
|
|
+
|
|
|
+ main_udmap: udmap@31150000 {
|
|
|
+ compatible = "ti,j721e-navss-main-udmap";
|
|
|
+ reg = <0x0 0x31150000 0x0 0x100>,
|
|
|
+ <0x0 0x34000000 0x0 0x100000>,
|
|
|
+ <0x0 0x35000000 0x0 0x100000>;
|
|
|
+ reg-names = "gcfg", "rchanrt", "tchanrt";
|
|
|
+ #dma-cells = <3>;
|
|
|
+
|
|
|
+ ti,ringacc = <&main_ringacc>;
|
|
|
+ ti,psil-base = <0x1000>;
|
|
|
+
|
|
|
+ interrupt-parent = <&main_udmass_inta>;
|
|
|
+
|
|
|
+ ti,sci = <&dmsc>;
|
|
|
+ ti,sci-dev-id = <212>;
|
|
|
+
|
|
|
+ ti,sci-rm-range-tchan = <0x0d>, /* TX_CHAN */
|
|
|
+ <0x0f>, /* TX_HCHAN */
|
|
|
+ <0x10>; /* TX_UHCHAN */
|
|
|
+ ti,sci-rm-range-rchan = <0x0a>, /* RX_CHAN */
|
|
|
+ <0x0b>, /* RX_HCHAN */
|
|
|
+ <0x0c>; /* RX_UHCHAN */
|
|
|
+ ti,sci-rm-range-rflow = <0x00>; /* GP RFLOW */
|
|
|
+ };
|
|
|
};
|
|
|
|
|
|
secure_proxy_main: mailbox@32c00000 {
|