|
|
@@ -4188,7 +4188,7 @@ static const struct mv88e6xxx_info mv88e6xxx_table[] = {
|
|
|
.name = "Marvell 88E6190",
|
|
|
.num_databases = 4096,
|
|
|
.num_ports = 11, /* 10 + Z80 */
|
|
|
- .num_internal_phys = 11,
|
|
|
+ .num_internal_phys = 9,
|
|
|
.num_gpio = 16,
|
|
|
.max_vid = 8191,
|
|
|
.port_base_addr = 0x0,
|
|
|
@@ -4211,7 +4211,7 @@ static const struct mv88e6xxx_info mv88e6xxx_table[] = {
|
|
|
.name = "Marvell 88E6190X",
|
|
|
.num_databases = 4096,
|
|
|
.num_ports = 11, /* 10 + Z80 */
|
|
|
- .num_internal_phys = 11,
|
|
|
+ .num_internal_phys = 9,
|
|
|
.num_gpio = 16,
|
|
|
.max_vid = 8191,
|
|
|
.port_base_addr = 0x0,
|
|
|
@@ -4234,7 +4234,7 @@ static const struct mv88e6xxx_info mv88e6xxx_table[] = {
|
|
|
.name = "Marvell 88E6191",
|
|
|
.num_databases = 4096,
|
|
|
.num_ports = 11, /* 10 + Z80 */
|
|
|
- .num_internal_phys = 11,
|
|
|
+ .num_internal_phys = 9,
|
|
|
.max_vid = 8191,
|
|
|
.port_base_addr = 0x0,
|
|
|
.phy_base_addr = 0x0,
|
|
|
@@ -4281,7 +4281,7 @@ static const struct mv88e6xxx_info mv88e6xxx_table[] = {
|
|
|
.name = "Marvell 88E6290",
|
|
|
.num_databases = 4096,
|
|
|
.num_ports = 11, /* 10 + Z80 */
|
|
|
- .num_internal_phys = 11,
|
|
|
+ .num_internal_phys = 9,
|
|
|
.num_gpio = 16,
|
|
|
.max_vid = 8191,
|
|
|
.port_base_addr = 0x0,
|
|
|
@@ -4443,7 +4443,7 @@ static const struct mv88e6xxx_info mv88e6xxx_table[] = {
|
|
|
.name = "Marvell 88E6390",
|
|
|
.num_databases = 4096,
|
|
|
.num_ports = 11, /* 10 + Z80 */
|
|
|
- .num_internal_phys = 11,
|
|
|
+ .num_internal_phys = 9,
|
|
|
.num_gpio = 16,
|
|
|
.max_vid = 8191,
|
|
|
.port_base_addr = 0x0,
|
|
|
@@ -4466,7 +4466,7 @@ static const struct mv88e6xxx_info mv88e6xxx_table[] = {
|
|
|
.name = "Marvell 88E6390X",
|
|
|
.num_databases = 4096,
|
|
|
.num_ports = 11, /* 10 + Z80 */
|
|
|
- .num_internal_phys = 11,
|
|
|
+ .num_internal_phys = 9,
|
|
|
.num_gpio = 16,
|
|
|
.max_vid = 8191,
|
|
|
.port_base_addr = 0x0,
|