Etusivu Tutki Apua
Rekisteröidy Kirjaudu sisään
PUBLIC_REPOS
/
buildroot
peilaus alkaen git://git.buildroot.net/buildroot
2
1
Fork 0
Tiedostot
Puu: 53ae154c77
Haarat Tagit
buildroot
/
board
/
orangepi
/
orangepi-zero-plus2
/
patches
/
linux
/
linux-0001-arm64-dts-orange-pi-zero-plus2-enable-ap6212.patch

linux-0001-arm64-dts-orange-pi-zero-plus2-enable-ap6212.patch 2.0 KB
Historia Raaka

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273 
  1. From: Sergey Matyukevich <geomatsi@gmail.com>
    2. 

  2. Date: Sun, 11 Feb 2018 16:21:43 +0300
    3. 

  3. Subject: [PATCH] arm64: dts: orange-pi-zero-plus2: enable AP6212a WiFi/BT combo
    4. 

  4. 

  5. Enable AP6212a WiFi/BT combo chip on orange-pi-zero-plus2 board:
    6. 

  6. - WiFi SDIO interface is connected to MMC1
    7. 

  7. - WiFi REG_ON pin connected to gpio PA9: attach to mmc-pwrseq
    8. 

  8. - WiFi HOST_WAKE pin connected to gpio PL7
    9. 

  9. - BT is connected to UART1
    10. 

  10. 

  11. Signed-off-by: Sergey Matyukevich <geomatsi@gmail.com>
    12. 

  12. Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
    13. 

  13. ---
    14. 

  14.  .../allwinner/sun50i-h5-orangepi-zero-plus2.dts    | 32 ++++++++++++++++++++++
    15. 

  15.  1 file changed, 32 insertions(+)
    16. 

  16. 

  17. diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h5-orangepi-zero-plus2.dts b/arch/arm64/boot/dts/allwinner/sun50i-h5-orangepi-zero-plus2.dts
    18. 

  18. index a42fd79a62a3..d415b7b67cce 100644
    19. 

  19. --- a/arch/arm64/boot/dts/allwinner/sun50i-h5-orangepi-zero-plus2.dts
    20. 

  20. +++ b/arch/arm64/boot/dts/allwinner/sun50i-h5-orangepi-zero-plus2.dts
    21. 

  21. @@ -64,6 +64,13 @@
    22. 

  22.  		regulator-min-microvolt = <3300000>;
    23. 

  23.  		regulator-max-microvolt = <3300000>;
    24. 

  24.  	};
    25. 

  25. +
    26. 

  26. +	wifi_pwrseq: wifi_pwrseq {
    27. 

  27. +		compatible = "mmc-pwrseq-simple";
    28. 

  28. +		pinctrl-names = "default";
    29. 

  29. +		reset-gpios = <&pio 0 9 GPIO_ACTIVE_LOW>; /* PA9 */
    30. 

  30. +		post-power-on-delay-ms = <200>;
    31. 

  31. +	};
    32. 

  32.  };
    33. 

  33.  
    34. 

  34.  &mmc0 {
    35. 

  35. @@ -75,6 +82,25 @@
    36. 

  36.  	status = "okay";
    37. 

  37.  };
    38. 

  38.  
    39. 

  39. +&mmc1 {
    40. 

  40. +	pinctrl-names = "default";
    41. 

  41. +	pinctrl-0 = <&mmc1_pins_a>;
    42. 

  42. +	vmmc-supply = <&reg_vcc3v3>;
    43. 

  43. +	vqmmc-supply = <&reg_vcc3v3>;
    44. 

  44. +	mmc-pwrseq = <&wifi_pwrseq>;
    45. 

  45. +	bus-width = <4>;
    46. 

  46. +	non-removable;
    47. 

  47. +	status = "okay";
    48. 

  48. +
    49. 

  49. +	brcmf: wifi@1 {
    50. 

  50. +		reg = <1>;
    51. 

  51. +		compatible = "brcm,bcm4329-fmac";
    52. 

  52. +		interrupt-parent = <&r_pio>;
    53. 

  53. +		interrupts = <0 7 IRQ_TYPE_LEVEL_LOW>;	/* PL7 */
    54. 

  54. +		interrupt-names = "host-wake";
    55. 

  55. +	};
    56. 

  56. +};
    57. 

  57. +
    58. 

  58.  &mmc2 {
    59. 

  59.  	pinctrl-names = "default";
    60. 

  60.  	pinctrl-0 = <&mmc2_8bit_pins>;
    61. 

  61. @@ -90,3 +116,9 @@
    62. 

  62.  	pinctrl-0 = <&uart0_pins_a>;
    63. 

  63.  	status = "okay";
    64. 

  64.  };
    65. 

  65. +
    66. 

  66. +&uart1 {
    67. 

  67. +	pinctrl-names = "default";
    68. 

  68. +	pinctrl-0 = <&uart1_pins>, <&uart1_rts_cts_pins>;
    69. 

  69. +	status = "okay";
    70. 

  70. +};
    71. 

  71. -- 
    72. 

  72. 2.16.1
    73. 

  73.