nhi.h 1.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Thunderbolt driver - NHI driver
  4. *
  5. * Copyright (c) 2014 Andreas Noever <andreas.noever@gmail.com>
  6. * Copyright (C) 2018, Intel Corporation
  7. */
  8. #ifndef DSL3510_H_
  9. #define DSL3510_H_
  10. #include <linux/thunderbolt.h>
  11. enum nhi_fw_mode {
  12. NHI_FW_SAFE_MODE,
  13. NHI_FW_AUTH_MODE,
  14. NHI_FW_EP_MODE,
  15. NHI_FW_CM_MODE,
  16. };
  17. enum nhi_mailbox_cmd {
  18. NHI_MAILBOX_SAVE_DEVS = 0x05,
  19. NHI_MAILBOX_DISCONNECT_PCIE_PATHS = 0x06,
  20. NHI_MAILBOX_DRV_UNLOADS = 0x07,
  21. NHI_MAILBOX_DISCONNECT_PA = 0x10,
  22. NHI_MAILBOX_DISCONNECT_PB = 0x11,
  23. NHI_MAILBOX_ALLOW_ALL_DEVS = 0x23,
  24. };
  25. int nhi_mailbox_cmd(struct tb_nhi *nhi, enum nhi_mailbox_cmd cmd, u32 data);
  26. enum nhi_fw_mode nhi_mailbox_mode(struct tb_nhi *nhi);
  27. /*
  28. * PCI IDs used in this driver from Win Ridge forward. There is no
  29. * need for the PCI quirk anymore as we will use ICM also on Apple
  30. * hardware.
  31. */
  32. #define PCI_DEVICE_ID_INTEL_WIN_RIDGE_2C_NHI 0x157d
  33. #define PCI_DEVICE_ID_INTEL_WIN_RIDGE_2C_BRIDGE 0x157e
  34. #define PCI_DEVICE_ID_INTEL_ALPINE_RIDGE_LP_NHI 0x15bf
  35. #define PCI_DEVICE_ID_INTEL_ALPINE_RIDGE_LP_BRIDGE 0x15c0
  36. #define PCI_DEVICE_ID_INTEL_ALPINE_RIDGE_C_4C_NHI 0x15d2
  37. #define PCI_DEVICE_ID_INTEL_ALPINE_RIDGE_C_4C_BRIDGE 0x15d3
  38. #define PCI_DEVICE_ID_INTEL_ALPINE_RIDGE_C_2C_NHI 0x15d9
  39. #define PCI_DEVICE_ID_INTEL_ALPINE_RIDGE_C_2C_BRIDGE 0x15da
  40. #define PCI_DEVICE_ID_INTEL_ALPINE_RIDGE_LP_USBONLY_NHI 0x15dc
  41. #define PCI_DEVICE_ID_INTEL_ALPINE_RIDGE_USBONLY_NHI 0x15dd
  42. #define PCI_DEVICE_ID_INTEL_ALPINE_RIDGE_C_USBONLY_NHI 0x15de
  43. #define PCI_DEVICE_ID_INTEL_TITAN_RIDGE_2C_BRIDGE 0x15e7
  44. #define PCI_DEVICE_ID_INTEL_TITAN_RIDGE_2C_NHI 0x15e8
  45. #define PCI_DEVICE_ID_INTEL_TITAN_RIDGE_4C_BRIDGE 0x15ea
  46. #define PCI_DEVICE_ID_INTEL_TITAN_RIDGE_4C_NHI 0x15eb
  47. #define PCI_DEVICE_ID_INTEL_TITAN_RIDGE_DD_BRIDGE 0x15ef
  48. #endif