Kconfig 5.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186
  1. config ARCH_HAS_RESET_CONTROLLER
  2. bool
  3. menuconfig RESET_CONTROLLER
  4. bool "Reset Controller Support"
  5. default y if ARCH_HAS_RESET_CONTROLLER
  6. help
  7. Generic Reset Controller support.
  8. This framework is designed to abstract reset handling of devices
  9. via GPIOs or SoC-internal reset controller modules.
  10. If unsure, say no.
  11. if RESET_CONTROLLER
  12. config RESET_A10SR
  13. tristate "Altera Arria10 System Resource Reset"
  14. depends on MFD_ALTERA_A10SR
  15. help
  16. This option enables support for the external reset functions for
  17. peripheral PHYs on the Altera Arria10 System Resource Chip.
  18. config RESET_ATH79
  19. bool "AR71xx Reset Driver" if COMPILE_TEST
  20. default ATH79
  21. help
  22. This enables the ATH79 reset controller driver that supports the
  23. AR71xx SoC reset controller.
  24. config RESET_AXS10X
  25. bool "AXS10x Reset Driver" if COMPILE_TEST
  26. default ARC_PLAT_AXS10X
  27. help
  28. This enables the reset controller driver for AXS10x.
  29. config RESET_BERLIN
  30. bool "Berlin Reset Driver" if COMPILE_TEST
  31. default ARCH_BERLIN
  32. help
  33. This enables the reset controller driver for Marvell Berlin SoCs.
  34. config RESET_HSDK
  35. bool "Synopsys HSDK Reset Driver"
  36. depends on HAS_IOMEM
  37. depends on ARC_SOC_HSDK || COMPILE_TEST
  38. help
  39. This enables the reset controller driver for HSDK board.
  40. config RESET_IMX7
  41. bool "i.MX7 Reset Driver" if COMPILE_TEST
  42. depends on HAS_IOMEM
  43. default SOC_IMX7D
  44. select MFD_SYSCON
  45. help
  46. This enables the reset controller driver for i.MX7 SoCs.
  47. config RESET_LANTIQ
  48. bool "Lantiq XWAY Reset Driver" if COMPILE_TEST
  49. default SOC_TYPE_XWAY
  50. help
  51. This enables the reset controller driver for Lantiq / Intel XWAY SoCs.
  52. config RESET_LPC18XX
  53. bool "LPC18xx/43xx Reset Driver" if COMPILE_TEST
  54. default ARCH_LPC18XX
  55. help
  56. This enables the reset controller driver for NXP LPC18xx/43xx SoCs.
  57. config RESET_MESON
  58. bool "Meson Reset Driver" if COMPILE_TEST
  59. default ARCH_MESON
  60. help
  61. This enables the reset driver for Amlogic Meson SoCs.
  62. config RESET_MESON_AUDIO_ARB
  63. tristate "Meson Audio Memory Arbiter Reset Driver"
  64. depends on ARCH_MESON || COMPILE_TEST
  65. help
  66. This enables the reset driver for Audio Memory Arbiter of
  67. Amlogic's A113 based SoCs
  68. config RESET_OXNAS
  69. bool
  70. config RESET_PISTACHIO
  71. bool "Pistachio Reset Driver" if COMPILE_TEST
  72. default MACH_PISTACHIO
  73. help
  74. This enables the reset driver for ImgTec Pistachio SoCs.
  75. config RESET_QCOM_AOSS
  76. bool "Qcom AOSS Reset Driver"
  77. depends on ARCH_QCOM || COMPILE_TEST
  78. help
  79. This enables the AOSS (always on subsystem) reset driver
  80. for Qualcomm SDM845 SoCs. Say Y if you want to control
  81. reset signals provided by AOSS for Modem, Venus, ADSP,
  82. GPU, Camera, Wireless, Display subsystem. Otherwise, say N.
  83. config RESET_QCOM_PDC
  84. tristate "Qualcomm PDC Reset Driver"
  85. depends on ARCH_QCOM || COMPILE_TEST
  86. help
  87. This enables the PDC (Power Domain Controller) reset driver
  88. for Qualcomm Technologies Inc SDM845 SoCs. Say Y if you want
  89. to control reset signals provided by PDC for Modem, Compute,
  90. Display, GPU, Debug, AOP, Sensors, Audio, SP and APPS.
  91. config RESET_SIMPLE
  92. bool "Simple Reset Controller Driver" if COMPILE_TEST
  93. default ARCH_SOCFPGA || ARCH_STM32 || ARCH_STRATIX10 || ARCH_SUNXI || ARCH_ZX || ARCH_ASPEED
  94. help
  95. This enables a simple reset controller driver for reset lines that
  96. that can be asserted and deasserted by toggling bits in a contiguous,
  97. exclusive register space.
  98. Currently this driver supports:
  99. - Altera SoCFPGAs
  100. - ASPEED BMC SoCs
  101. - RCC reset controller in STM32 MCUs
  102. - Allwinner SoCs
  103. - ZTE's zx2967 family
  104. config RESET_STM32MP157
  105. bool "STM32MP157 Reset Driver" if COMPILE_TEST
  106. default MACH_STM32MP157
  107. help
  108. This enables the RCC reset controller driver for STM32 MPUs.
  109. config RESET_SUNXI
  110. bool "Allwinner SoCs Reset Driver" if COMPILE_TEST && !ARCH_SUNXI
  111. default ARCH_SUNXI
  112. select RESET_SIMPLE
  113. help
  114. This enables the reset driver for Allwinner SoCs.
  115. config RESET_TI_SCI
  116. tristate "TI System Control Interface (TI-SCI) reset driver"
  117. depends on TI_SCI_PROTOCOL
  118. help
  119. This enables the reset driver support over TI System Control Interface
  120. available on some new TI's SoCs. If you wish to use reset resources
  121. managed by the TI System Controller, say Y here. Otherwise, say N.
  122. config RESET_TI_SYSCON
  123. tristate "TI SYSCON Reset Driver"
  124. depends on HAS_IOMEM
  125. select MFD_SYSCON
  126. help
  127. This enables the reset driver support for TI devices with
  128. memory-mapped reset registers as part of a syscon device node. If
  129. you wish to use the reset framework for such memory-mapped devices,
  130. say Y here. Otherwise, say N.
  131. config RESET_UNIPHIER
  132. tristate "Reset controller driver for UniPhier SoCs"
  133. depends on ARCH_UNIPHIER || COMPILE_TEST
  134. depends on OF && MFD_SYSCON
  135. default ARCH_UNIPHIER
  136. help
  137. Support for reset controllers on UniPhier SoCs.
  138. Say Y if you want to control reset signals provided by System Control
  139. block, Media I/O block, Peripheral Block.
  140. config RESET_UNIPHIER_USB3
  141. tristate "USB3 reset driver for UniPhier SoCs"
  142. depends on (ARCH_UNIPHIER || COMPILE_TEST) && OF
  143. default ARCH_UNIPHIER
  144. select RESET_SIMPLE
  145. help
  146. Support for the USB3 core reset on UniPhier SoCs.
  147. Say Y if you want to control reset signals provided by
  148. USB3 glue layer.
  149. config RESET_ZYNQ
  150. bool "ZYNQ Reset Driver" if COMPILE_TEST
  151. default ARCH_ZYNQ
  152. help
  153. This enables the reset controller driver for Xilinx Zynq SoCs.
  154. source "drivers/reset/sti/Kconfig"
  155. source "drivers/reset/hisilicon/Kconfig"
  156. source "drivers/reset/tegra/Kconfig"
  157. endif