pciehp.h 8.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * PCI Express Hot Plug Controller Driver
  4. *
  5. * Copyright (C) 1995,2001 Compaq Computer Corporation
  6. * Copyright (C) 2001 Greg Kroah-Hartman (greg@kroah.com)
  7. * Copyright (C) 2001 IBM Corp.
  8. * Copyright (C) 2003-2004 Intel Corporation
  9. *
  10. * All rights reserved.
  11. *
  12. * Send feedback to <greg@kroah.com>, <kristen.c.accardi@intel.com>
  13. *
  14. */
  15. #ifndef _PCIEHP_H
  16. #define _PCIEHP_H
  17. #include <linux/types.h>
  18. #include <linux/pci.h>
  19. #include <linux/pci_hotplug.h>
  20. #include <linux/delay.h>
  21. #include <linux/mutex.h>
  22. #include <linux/rwsem.h>
  23. #include <linux/workqueue.h>
  24. #include "../pcie/portdrv.h"
  25. #define MY_NAME "pciehp"
  26. extern bool pciehp_poll_mode;
  27. extern int pciehp_poll_time;
  28. extern bool pciehp_debug;
  29. #define dbg(format, arg...) \
  30. do { \
  31. if (pciehp_debug) \
  32. printk(KERN_DEBUG "%s: " format, MY_NAME, ## arg); \
  33. } while (0)
  34. #define err(format, arg...) \
  35. printk(KERN_ERR "%s: " format, MY_NAME, ## arg)
  36. #define info(format, arg...) \
  37. printk(KERN_INFO "%s: " format, MY_NAME, ## arg)
  38. #define warn(format, arg...) \
  39. printk(KERN_WARNING "%s: " format, MY_NAME, ## arg)
  40. #define ctrl_dbg(ctrl, format, arg...) \
  41. do { \
  42. if (pciehp_debug) \
  43. dev_printk(KERN_DEBUG, &ctrl->pcie->device, \
  44. format, ## arg); \
  45. } while (0)
  46. #define ctrl_err(ctrl, format, arg...) \
  47. dev_err(&ctrl->pcie->device, format, ## arg)
  48. #define ctrl_info(ctrl, format, arg...) \
  49. dev_info(&ctrl->pcie->device, format, ## arg)
  50. #define ctrl_warn(ctrl, format, arg...) \
  51. dev_warn(&ctrl->pcie->device, format, ## arg)
  52. #define SLOT_NAME_SIZE 10
  53. /**
  54. * struct controller - PCIe hotplug controller
  55. * @pcie: pointer to the controller's PCIe port service device
  56. * @slot_cap: cached copy of the Slot Capabilities register
  57. * @slot_ctrl: cached copy of the Slot Control register
  58. * @ctrl_lock: serializes writes to the Slot Control register
  59. * @cmd_started: jiffies when the Slot Control register was last written;
  60. * the next write is allowed 1 second later, absent a Command Completed
  61. * interrupt (PCIe r4.0, sec 6.7.3.2)
  62. * @cmd_busy: flag set on Slot Control register write, cleared by IRQ handler
  63. * on reception of a Command Completed event
  64. * @queue: wait queue to wake up on reception of a Command Completed event,
  65. * used for synchronous writes to the Slot Control register
  66. * @pending_events: used by the IRQ handler to save events retrieved from the
  67. * Slot Status register for later consumption by the IRQ thread
  68. * @notification_enabled: whether the IRQ was requested successfully
  69. * @power_fault_detected: whether a power fault was detected by the hardware
  70. * that has not yet been cleared by the user
  71. * @poll_thread: thread to poll for slot events if no IRQ is available,
  72. * enabled with pciehp_poll_mode module parameter
  73. * @state: current state machine position
  74. * @state_lock: protects reads and writes of @state;
  75. * protects scheduling, execution and cancellation of @button_work
  76. * @button_work: work item to turn the slot on or off after 5 seconds
  77. * in response to an Attention Button press
  78. * @hotplug_slot: structure registered with the PCI hotplug core
  79. * @reset_lock: prevents access to the Data Link Layer Link Active bit in the
  80. * Link Status register and to the Presence Detect State bit in the Slot
  81. * Status register during a slot reset which may cause them to flap
  82. * @request_result: result of last user request submitted to the IRQ thread
  83. * @requester: wait queue to wake up on completion of user request,
  84. * used for synchronous slot enable/disable request via sysfs
  85. *
  86. * PCIe hotplug has a 1:1 relationship between controller and slot, hence
  87. * unlike other drivers, the two aren't represented by separate structures.
  88. */
  89. struct controller {
  90. struct pcie_device *pcie;
  91. u32 slot_cap; /* capabilities and quirks */
  92. u16 slot_ctrl; /* control register access */
  93. struct mutex ctrl_lock;
  94. unsigned long cmd_started;
  95. unsigned int cmd_busy:1;
  96. wait_queue_head_t queue;
  97. atomic_t pending_events; /* event handling */
  98. unsigned int notification_enabled:1;
  99. unsigned int power_fault_detected;
  100. struct task_struct *poll_thread;
  101. u8 state; /* state machine */
  102. struct mutex state_lock;
  103. struct delayed_work button_work;
  104. struct hotplug_slot hotplug_slot; /* hotplug core interface */
  105. struct rw_semaphore reset_lock;
  106. int request_result;
  107. wait_queue_head_t requester;
  108. };
  109. /**
  110. * DOC: Slot state
  111. *
  112. * @OFF_STATE: slot is powered off, no subordinate devices are enumerated
  113. * @BLINKINGON_STATE: slot will be powered on after the 5 second delay,
  114. * green led is blinking
  115. * @BLINKINGOFF_STATE: slot will be powered off after the 5 second delay,
  116. * green led is blinking
  117. * @POWERON_STATE: slot is currently powering on
  118. * @POWEROFF_STATE: slot is currently powering off
  119. * @ON_STATE: slot is powered on, subordinate devices have been enumerated
  120. */
  121. #define OFF_STATE 0
  122. #define BLINKINGON_STATE 1
  123. #define BLINKINGOFF_STATE 2
  124. #define POWERON_STATE 3
  125. #define POWEROFF_STATE 4
  126. #define ON_STATE 5
  127. /**
  128. * DOC: Flags to request an action from the IRQ thread
  129. *
  130. * These are stored together with events read from the Slot Status register,
  131. * hence must be greater than its 16-bit width.
  132. *
  133. * %DISABLE_SLOT: Disable the slot in response to a user request via sysfs or
  134. * an Attention Button press after the 5 second delay
  135. * %RERUN_ISR: Used by the IRQ handler to inform the IRQ thread that the
  136. * hotplug port was inaccessible when the interrupt occurred, requiring
  137. * that the IRQ handler is rerun by the IRQ thread after it has made the
  138. * hotplug port accessible by runtime resuming its parents to D0
  139. */
  140. #define DISABLE_SLOT (1 << 16)
  141. #define RERUN_ISR (1 << 17)
  142. #define ATTN_BUTTN(ctrl) ((ctrl)->slot_cap & PCI_EXP_SLTCAP_ABP)
  143. #define POWER_CTRL(ctrl) ((ctrl)->slot_cap & PCI_EXP_SLTCAP_PCP)
  144. #define MRL_SENS(ctrl) ((ctrl)->slot_cap & PCI_EXP_SLTCAP_MRLSP)
  145. #define ATTN_LED(ctrl) ((ctrl)->slot_cap & PCI_EXP_SLTCAP_AIP)
  146. #define PWR_LED(ctrl) ((ctrl)->slot_cap & PCI_EXP_SLTCAP_PIP)
  147. #define HP_SUPR_RM(ctrl) ((ctrl)->slot_cap & PCI_EXP_SLTCAP_HPS)
  148. #define EMI(ctrl) ((ctrl)->slot_cap & PCI_EXP_SLTCAP_EIP)
  149. #define NO_CMD_CMPL(ctrl) ((ctrl)->slot_cap & PCI_EXP_SLTCAP_NCCS)
  150. #define PSN(ctrl) (((ctrl)->slot_cap & PCI_EXP_SLTCAP_PSN) >> 19)
  151. void pciehp_request(struct controller *ctrl, int action);
  152. void pciehp_handle_button_press(struct controller *ctrl);
  153. void pciehp_handle_disable_request(struct controller *ctrl);
  154. void pciehp_handle_presence_or_link_change(struct controller *ctrl, u32 events);
  155. int pciehp_configure_device(struct controller *ctrl);
  156. void pciehp_unconfigure_device(struct controller *ctrl, bool presence);
  157. void pciehp_queue_pushbutton_work(struct work_struct *work);
  158. struct controller *pcie_init(struct pcie_device *dev);
  159. int pcie_init_notification(struct controller *ctrl);
  160. void pcie_shutdown_notification(struct controller *ctrl);
  161. void pcie_clear_hotplug_events(struct controller *ctrl);
  162. void pcie_enable_interrupt(struct controller *ctrl);
  163. void pcie_disable_interrupt(struct controller *ctrl);
  164. int pciehp_power_on_slot(struct controller *ctrl);
  165. void pciehp_power_off_slot(struct controller *ctrl);
  166. void pciehp_get_power_status(struct controller *ctrl, u8 *status);
  167. void pciehp_set_attention_status(struct controller *ctrl, u8 status);
  168. void pciehp_get_latch_status(struct controller *ctrl, u8 *status);
  169. int pciehp_query_power_fault(struct controller *ctrl);
  170. void pciehp_green_led_on(struct controller *ctrl);
  171. void pciehp_green_led_off(struct controller *ctrl);
  172. void pciehp_green_led_blink(struct controller *ctrl);
  173. bool pciehp_card_present(struct controller *ctrl);
  174. bool pciehp_card_present_or_link_active(struct controller *ctrl);
  175. int pciehp_check_link_status(struct controller *ctrl);
  176. bool pciehp_check_link_active(struct controller *ctrl);
  177. void pciehp_release_ctrl(struct controller *ctrl);
  178. int pciehp_sysfs_enable_slot(struct hotplug_slot *hotplug_slot);
  179. int pciehp_sysfs_disable_slot(struct hotplug_slot *hotplug_slot);
  180. int pciehp_reset_slot(struct hotplug_slot *hotplug_slot, int probe);
  181. int pciehp_get_attention_status(struct hotplug_slot *hotplug_slot, u8 *status);
  182. int pciehp_set_raw_indicator_status(struct hotplug_slot *h_slot, u8 status);
  183. int pciehp_get_raw_indicator_status(struct hotplug_slot *h_slot, u8 *status);
  184. static inline const char *slot_name(struct controller *ctrl)
  185. {
  186. return hotplug_slot_name(&ctrl->hotplug_slot);
  187. }
  188. static inline struct controller *to_ctrl(struct hotplug_slot *hotplug_slot)
  189. {
  190. return container_of(hotplug_slot, struct controller, hotplug_slot);
  191. }
  192. #endif /* _PCIEHP_H */