ib_verbs.c 101 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773
  1. /*
  2. * Broadcom NetXtreme-E RoCE driver.
  3. *
  4. * Copyright (c) 2016 - 2017, Broadcom. All rights reserved. The term
  5. * Broadcom refers to Broadcom Limited and/or its subsidiaries.
  6. *
  7. * This software is available to you under a choice of one of two
  8. * licenses. You may choose to be licensed under the terms of the GNU
  9. * General Public License (GPL) Version 2, available from the file
  10. * COPYING in the main directory of this source tree, or the
  11. * BSD license below:
  12. *
  13. * Redistribution and use in source and binary forms, with or without
  14. * modification, are permitted provided that the following conditions
  15. * are met:
  16. *
  17. * 1. Redistributions of source code must retain the above copyright
  18. * notice, this list of conditions and the following disclaimer.
  19. * 2. Redistributions in binary form must reproduce the above copyright
  20. * notice, this list of conditions and the following disclaimer in
  21. * the documentation and/or other materials provided with the
  22. * distribution.
  23. *
  24. * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS''
  25. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
  26. * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
  27. * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS
  28. * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29. * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30. * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
  31. * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  32. * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
  33. * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN
  34. * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  35. *
  36. * Description: IB Verbs interpreter
  37. */
  38. #include <linux/interrupt.h>
  39. #include <linux/types.h>
  40. #include <linux/pci.h>
  41. #include <linux/netdevice.h>
  42. #include <linux/if_ether.h>
  43. #include <rdma/ib_verbs.h>
  44. #include <rdma/ib_user_verbs.h>
  45. #include <rdma/ib_umem.h>
  46. #include <rdma/ib_addr.h>
  47. #include <rdma/ib_mad.h>
  48. #include <rdma/ib_cache.h>
  49. #include "bnxt_ulp.h"
  50. #include "roce_hsi.h"
  51. #include "qplib_res.h"
  52. #include "qplib_sp.h"
  53. #include "qplib_fp.h"
  54. #include "qplib_rcfw.h"
  55. #include "bnxt_re.h"
  56. #include "ib_verbs.h"
  57. #include <rdma/bnxt_re-abi.h>
  58. static int __from_ib_access_flags(int iflags)
  59. {
  60. int qflags = 0;
  61. if (iflags & IB_ACCESS_LOCAL_WRITE)
  62. qflags |= BNXT_QPLIB_ACCESS_LOCAL_WRITE;
  63. if (iflags & IB_ACCESS_REMOTE_READ)
  64. qflags |= BNXT_QPLIB_ACCESS_REMOTE_READ;
  65. if (iflags & IB_ACCESS_REMOTE_WRITE)
  66. qflags |= BNXT_QPLIB_ACCESS_REMOTE_WRITE;
  67. if (iflags & IB_ACCESS_REMOTE_ATOMIC)
  68. qflags |= BNXT_QPLIB_ACCESS_REMOTE_ATOMIC;
  69. if (iflags & IB_ACCESS_MW_BIND)
  70. qflags |= BNXT_QPLIB_ACCESS_MW_BIND;
  71. if (iflags & IB_ZERO_BASED)
  72. qflags |= BNXT_QPLIB_ACCESS_ZERO_BASED;
  73. if (iflags & IB_ACCESS_ON_DEMAND)
  74. qflags |= BNXT_QPLIB_ACCESS_ON_DEMAND;
  75. return qflags;
  76. };
  77. static enum ib_access_flags __to_ib_access_flags(int qflags)
  78. {
  79. enum ib_access_flags iflags = 0;
  80. if (qflags & BNXT_QPLIB_ACCESS_LOCAL_WRITE)
  81. iflags |= IB_ACCESS_LOCAL_WRITE;
  82. if (qflags & BNXT_QPLIB_ACCESS_REMOTE_WRITE)
  83. iflags |= IB_ACCESS_REMOTE_WRITE;
  84. if (qflags & BNXT_QPLIB_ACCESS_REMOTE_READ)
  85. iflags |= IB_ACCESS_REMOTE_READ;
  86. if (qflags & BNXT_QPLIB_ACCESS_REMOTE_ATOMIC)
  87. iflags |= IB_ACCESS_REMOTE_ATOMIC;
  88. if (qflags & BNXT_QPLIB_ACCESS_MW_BIND)
  89. iflags |= IB_ACCESS_MW_BIND;
  90. if (qflags & BNXT_QPLIB_ACCESS_ZERO_BASED)
  91. iflags |= IB_ZERO_BASED;
  92. if (qflags & BNXT_QPLIB_ACCESS_ON_DEMAND)
  93. iflags |= IB_ACCESS_ON_DEMAND;
  94. return iflags;
  95. };
  96. static int bnxt_re_build_sgl(struct ib_sge *ib_sg_list,
  97. struct bnxt_qplib_sge *sg_list, int num)
  98. {
  99. int i, total = 0;
  100. for (i = 0; i < num; i++) {
  101. sg_list[i].addr = ib_sg_list[i].addr;
  102. sg_list[i].lkey = ib_sg_list[i].lkey;
  103. sg_list[i].size = ib_sg_list[i].length;
  104. total += sg_list[i].size;
  105. }
  106. return total;
  107. }
  108. /* Device */
  109. struct net_device *bnxt_re_get_netdev(struct ib_device *ibdev, u8 port_num)
  110. {
  111. struct bnxt_re_dev *rdev = to_bnxt_re_dev(ibdev, ibdev);
  112. struct net_device *netdev = NULL;
  113. rcu_read_lock();
  114. if (rdev)
  115. netdev = rdev->netdev;
  116. if (netdev)
  117. dev_hold(netdev);
  118. rcu_read_unlock();
  119. return netdev;
  120. }
  121. int bnxt_re_query_device(struct ib_device *ibdev,
  122. struct ib_device_attr *ib_attr,
  123. struct ib_udata *udata)
  124. {
  125. struct bnxt_re_dev *rdev = to_bnxt_re_dev(ibdev, ibdev);
  126. struct bnxt_qplib_dev_attr *dev_attr = &rdev->dev_attr;
  127. memset(ib_attr, 0, sizeof(*ib_attr));
  128. memcpy(&ib_attr->fw_ver, dev_attr->fw_ver,
  129. min(sizeof(dev_attr->fw_ver),
  130. sizeof(ib_attr->fw_ver)));
  131. bnxt_qplib_get_guid(rdev->netdev->dev_addr,
  132. (u8 *)&ib_attr->sys_image_guid);
  133. ib_attr->max_mr_size = BNXT_RE_MAX_MR_SIZE;
  134. ib_attr->page_size_cap = BNXT_RE_PAGE_SIZE_4K | BNXT_RE_PAGE_SIZE_2M;
  135. ib_attr->vendor_id = rdev->en_dev->pdev->vendor;
  136. ib_attr->vendor_part_id = rdev->en_dev->pdev->device;
  137. ib_attr->hw_ver = rdev->en_dev->pdev->subsystem_device;
  138. ib_attr->max_qp = dev_attr->max_qp;
  139. ib_attr->max_qp_wr = dev_attr->max_qp_wqes;
  140. ib_attr->device_cap_flags =
  141. IB_DEVICE_CURR_QP_STATE_MOD
  142. | IB_DEVICE_RC_RNR_NAK_GEN
  143. | IB_DEVICE_SHUTDOWN_PORT
  144. | IB_DEVICE_SYS_IMAGE_GUID
  145. | IB_DEVICE_LOCAL_DMA_LKEY
  146. | IB_DEVICE_RESIZE_MAX_WR
  147. | IB_DEVICE_PORT_ACTIVE_EVENT
  148. | IB_DEVICE_N_NOTIFY_CQ
  149. | IB_DEVICE_MEM_WINDOW
  150. | IB_DEVICE_MEM_WINDOW_TYPE_2B
  151. | IB_DEVICE_MEM_MGT_EXTENSIONS;
  152. ib_attr->max_send_sge = dev_attr->max_qp_sges;
  153. ib_attr->max_recv_sge = dev_attr->max_qp_sges;
  154. ib_attr->max_sge_rd = dev_attr->max_qp_sges;
  155. ib_attr->max_cq = dev_attr->max_cq;
  156. ib_attr->max_cqe = dev_attr->max_cq_wqes;
  157. ib_attr->max_mr = dev_attr->max_mr;
  158. ib_attr->max_pd = dev_attr->max_pd;
  159. ib_attr->max_qp_rd_atom = dev_attr->max_qp_rd_atom;
  160. ib_attr->max_qp_init_rd_atom = dev_attr->max_qp_init_rd_atom;
  161. ib_attr->atomic_cap = IB_ATOMIC_NONE;
  162. ib_attr->masked_atomic_cap = IB_ATOMIC_NONE;
  163. ib_attr->max_ee_rd_atom = 0;
  164. ib_attr->max_res_rd_atom = 0;
  165. ib_attr->max_ee_init_rd_atom = 0;
  166. ib_attr->max_ee = 0;
  167. ib_attr->max_rdd = 0;
  168. ib_attr->max_mw = dev_attr->max_mw;
  169. ib_attr->max_raw_ipv6_qp = 0;
  170. ib_attr->max_raw_ethy_qp = dev_attr->max_raw_ethy_qp;
  171. ib_attr->max_mcast_grp = 0;
  172. ib_attr->max_mcast_qp_attach = 0;
  173. ib_attr->max_total_mcast_qp_attach = 0;
  174. ib_attr->max_ah = dev_attr->max_ah;
  175. ib_attr->max_fmr = 0;
  176. ib_attr->max_map_per_fmr = 0;
  177. ib_attr->max_srq = dev_attr->max_srq;
  178. ib_attr->max_srq_wr = dev_attr->max_srq_wqes;
  179. ib_attr->max_srq_sge = dev_attr->max_srq_sges;
  180. ib_attr->max_fast_reg_page_list_len = MAX_PBL_LVL_1_PGS;
  181. ib_attr->max_pkeys = 1;
  182. ib_attr->local_ca_ack_delay = BNXT_RE_DEFAULT_ACK_DELAY;
  183. return 0;
  184. }
  185. int bnxt_re_modify_device(struct ib_device *ibdev,
  186. int device_modify_mask,
  187. struct ib_device_modify *device_modify)
  188. {
  189. switch (device_modify_mask) {
  190. case IB_DEVICE_MODIFY_SYS_IMAGE_GUID:
  191. /* Modify the GUID requires the modification of the GID table */
  192. /* GUID should be made as READ-ONLY */
  193. break;
  194. case IB_DEVICE_MODIFY_NODE_DESC:
  195. /* Node Desc should be made as READ-ONLY */
  196. break;
  197. default:
  198. break;
  199. }
  200. return 0;
  201. }
  202. /* Port */
  203. int bnxt_re_query_port(struct ib_device *ibdev, u8 port_num,
  204. struct ib_port_attr *port_attr)
  205. {
  206. struct bnxt_re_dev *rdev = to_bnxt_re_dev(ibdev, ibdev);
  207. struct bnxt_qplib_dev_attr *dev_attr = &rdev->dev_attr;
  208. memset(port_attr, 0, sizeof(*port_attr));
  209. if (netif_running(rdev->netdev) && netif_carrier_ok(rdev->netdev)) {
  210. port_attr->state = IB_PORT_ACTIVE;
  211. port_attr->phys_state = 5;
  212. } else {
  213. port_attr->state = IB_PORT_DOWN;
  214. port_attr->phys_state = 3;
  215. }
  216. port_attr->max_mtu = IB_MTU_4096;
  217. port_attr->active_mtu = iboe_get_mtu(rdev->netdev->mtu);
  218. port_attr->gid_tbl_len = dev_attr->max_sgid;
  219. port_attr->port_cap_flags = IB_PORT_CM_SUP | IB_PORT_REINIT_SUP |
  220. IB_PORT_DEVICE_MGMT_SUP |
  221. IB_PORT_VENDOR_CLASS_SUP;
  222. port_attr->ip_gids = true;
  223. port_attr->max_msg_sz = (u32)BNXT_RE_MAX_MR_SIZE_LOW;
  224. port_attr->bad_pkey_cntr = 0;
  225. port_attr->qkey_viol_cntr = 0;
  226. port_attr->pkey_tbl_len = dev_attr->max_pkey;
  227. port_attr->lid = 0;
  228. port_attr->sm_lid = 0;
  229. port_attr->lmc = 0;
  230. port_attr->max_vl_num = 4;
  231. port_attr->sm_sl = 0;
  232. port_attr->subnet_timeout = 0;
  233. port_attr->init_type_reply = 0;
  234. port_attr->active_speed = rdev->active_speed;
  235. port_attr->active_width = rdev->active_width;
  236. return 0;
  237. }
  238. int bnxt_re_get_port_immutable(struct ib_device *ibdev, u8 port_num,
  239. struct ib_port_immutable *immutable)
  240. {
  241. struct ib_port_attr port_attr;
  242. if (bnxt_re_query_port(ibdev, port_num, &port_attr))
  243. return -EINVAL;
  244. immutable->pkey_tbl_len = port_attr.pkey_tbl_len;
  245. immutable->gid_tbl_len = port_attr.gid_tbl_len;
  246. immutable->core_cap_flags = RDMA_CORE_PORT_IBA_ROCE;
  247. immutable->core_cap_flags |= RDMA_CORE_CAP_PROT_ROCE_UDP_ENCAP;
  248. immutable->max_mad_size = IB_MGMT_MAD_SIZE;
  249. return 0;
  250. }
  251. void bnxt_re_query_fw_str(struct ib_device *ibdev, char *str)
  252. {
  253. struct bnxt_re_dev *rdev = to_bnxt_re_dev(ibdev, ibdev);
  254. snprintf(str, IB_FW_VERSION_NAME_MAX, "%d.%d.%d.%d",
  255. rdev->dev_attr.fw_ver[0], rdev->dev_attr.fw_ver[1],
  256. rdev->dev_attr.fw_ver[2], rdev->dev_attr.fw_ver[3]);
  257. }
  258. int bnxt_re_query_pkey(struct ib_device *ibdev, u8 port_num,
  259. u16 index, u16 *pkey)
  260. {
  261. struct bnxt_re_dev *rdev = to_bnxt_re_dev(ibdev, ibdev);
  262. /* Ignore port_num */
  263. memset(pkey, 0, sizeof(*pkey));
  264. return bnxt_qplib_get_pkey(&rdev->qplib_res,
  265. &rdev->qplib_res.pkey_tbl, index, pkey);
  266. }
  267. int bnxt_re_query_gid(struct ib_device *ibdev, u8 port_num,
  268. int index, union ib_gid *gid)
  269. {
  270. struct bnxt_re_dev *rdev = to_bnxt_re_dev(ibdev, ibdev);
  271. int rc = 0;
  272. /* Ignore port_num */
  273. memset(gid, 0, sizeof(*gid));
  274. rc = bnxt_qplib_get_sgid(&rdev->qplib_res,
  275. &rdev->qplib_res.sgid_tbl, index,
  276. (struct bnxt_qplib_gid *)gid);
  277. return rc;
  278. }
  279. int bnxt_re_del_gid(const struct ib_gid_attr *attr, void **context)
  280. {
  281. int rc = 0;
  282. struct bnxt_re_gid_ctx *ctx, **ctx_tbl;
  283. struct bnxt_re_dev *rdev = to_bnxt_re_dev(attr->device, ibdev);
  284. struct bnxt_qplib_sgid_tbl *sgid_tbl = &rdev->qplib_res.sgid_tbl;
  285. struct bnxt_qplib_gid *gid_to_del;
  286. /* Delete the entry from the hardware */
  287. ctx = *context;
  288. if (!ctx)
  289. return -EINVAL;
  290. if (sgid_tbl && sgid_tbl->active) {
  291. if (ctx->idx >= sgid_tbl->max)
  292. return -EINVAL;
  293. gid_to_del = &sgid_tbl->tbl[ctx->idx];
  294. /* DEL_GID is called in WQ context(netdevice_event_work_handler)
  295. * or via the ib_unregister_device path. In the former case QP1
  296. * may not be destroyed yet, in which case just return as FW
  297. * needs that entry to be present and will fail it's deletion.
  298. * We could get invoked again after QP1 is destroyed OR get an
  299. * ADD_GID call with a different GID value for the same index
  300. * where we issue MODIFY_GID cmd to update the GID entry -- TBD
  301. */
  302. if (ctx->idx == 0 &&
  303. rdma_link_local_addr((struct in6_addr *)gid_to_del) &&
  304. ctx->refcnt == 1 && rdev->qp1_sqp) {
  305. dev_dbg(rdev_to_dev(rdev),
  306. "Trying to delete GID0 while QP1 is alive\n");
  307. return -EFAULT;
  308. }
  309. ctx->refcnt--;
  310. if (!ctx->refcnt) {
  311. rc = bnxt_qplib_del_sgid(sgid_tbl, gid_to_del, true);
  312. if (rc) {
  313. dev_err(rdev_to_dev(rdev),
  314. "Failed to remove GID: %#x", rc);
  315. } else {
  316. ctx_tbl = sgid_tbl->ctx;
  317. ctx_tbl[ctx->idx] = NULL;
  318. kfree(ctx);
  319. }
  320. }
  321. } else {
  322. return -EINVAL;
  323. }
  324. return rc;
  325. }
  326. int bnxt_re_add_gid(const struct ib_gid_attr *attr, void **context)
  327. {
  328. int rc;
  329. u32 tbl_idx = 0;
  330. u16 vlan_id = 0xFFFF;
  331. struct bnxt_re_gid_ctx *ctx, **ctx_tbl;
  332. struct bnxt_re_dev *rdev = to_bnxt_re_dev(attr->device, ibdev);
  333. struct bnxt_qplib_sgid_tbl *sgid_tbl = &rdev->qplib_res.sgid_tbl;
  334. if ((attr->ndev) && is_vlan_dev(attr->ndev))
  335. vlan_id = vlan_dev_vlan_id(attr->ndev);
  336. rc = bnxt_qplib_add_sgid(sgid_tbl, (struct bnxt_qplib_gid *)&attr->gid,
  337. rdev->qplib_res.netdev->dev_addr,
  338. vlan_id, true, &tbl_idx);
  339. if (rc == -EALREADY) {
  340. ctx_tbl = sgid_tbl->ctx;
  341. ctx_tbl[tbl_idx]->refcnt++;
  342. *context = ctx_tbl[tbl_idx];
  343. return 0;
  344. }
  345. if (rc < 0) {
  346. dev_err(rdev_to_dev(rdev), "Failed to add GID: %#x", rc);
  347. return rc;
  348. }
  349. ctx = kmalloc(sizeof(*ctx), GFP_KERNEL);
  350. if (!ctx)
  351. return -ENOMEM;
  352. ctx_tbl = sgid_tbl->ctx;
  353. ctx->idx = tbl_idx;
  354. ctx->refcnt = 1;
  355. ctx_tbl[tbl_idx] = ctx;
  356. *context = ctx;
  357. return rc;
  358. }
  359. enum rdma_link_layer bnxt_re_get_link_layer(struct ib_device *ibdev,
  360. u8 port_num)
  361. {
  362. return IB_LINK_LAYER_ETHERNET;
  363. }
  364. #define BNXT_RE_FENCE_PBL_SIZE DIV_ROUND_UP(BNXT_RE_FENCE_BYTES, PAGE_SIZE)
  365. static void bnxt_re_create_fence_wqe(struct bnxt_re_pd *pd)
  366. {
  367. struct bnxt_re_fence_data *fence = &pd->fence;
  368. struct ib_mr *ib_mr = &fence->mr->ib_mr;
  369. struct bnxt_qplib_swqe *wqe = &fence->bind_wqe;
  370. memset(wqe, 0, sizeof(*wqe));
  371. wqe->type = BNXT_QPLIB_SWQE_TYPE_BIND_MW;
  372. wqe->wr_id = BNXT_QPLIB_FENCE_WRID;
  373. wqe->flags |= BNXT_QPLIB_SWQE_FLAGS_SIGNAL_COMP;
  374. wqe->flags |= BNXT_QPLIB_SWQE_FLAGS_UC_FENCE;
  375. wqe->bind.zero_based = false;
  376. wqe->bind.parent_l_key = ib_mr->lkey;
  377. wqe->bind.va = (u64)(unsigned long)fence->va;
  378. wqe->bind.length = fence->size;
  379. wqe->bind.access_cntl = __from_ib_access_flags(IB_ACCESS_REMOTE_READ);
  380. wqe->bind.mw_type = SQ_BIND_MW_TYPE_TYPE1;
  381. /* Save the initial rkey in fence structure for now;
  382. * wqe->bind.r_key will be set at (re)bind time.
  383. */
  384. fence->bind_rkey = ib_inc_rkey(fence->mw->rkey);
  385. }
  386. static int bnxt_re_bind_fence_mw(struct bnxt_qplib_qp *qplib_qp)
  387. {
  388. struct bnxt_re_qp *qp = container_of(qplib_qp, struct bnxt_re_qp,
  389. qplib_qp);
  390. struct ib_pd *ib_pd = qp->ib_qp.pd;
  391. struct bnxt_re_pd *pd = container_of(ib_pd, struct bnxt_re_pd, ib_pd);
  392. struct bnxt_re_fence_data *fence = &pd->fence;
  393. struct bnxt_qplib_swqe *fence_wqe = &fence->bind_wqe;
  394. struct bnxt_qplib_swqe wqe;
  395. int rc;
  396. memcpy(&wqe, fence_wqe, sizeof(wqe));
  397. wqe.bind.r_key = fence->bind_rkey;
  398. fence->bind_rkey = ib_inc_rkey(fence->bind_rkey);
  399. dev_dbg(rdev_to_dev(qp->rdev),
  400. "Posting bind fence-WQE: rkey: %#x QP: %d PD: %p\n",
  401. wqe.bind.r_key, qp->qplib_qp.id, pd);
  402. rc = bnxt_qplib_post_send(&qp->qplib_qp, &wqe);
  403. if (rc) {
  404. dev_err(rdev_to_dev(qp->rdev), "Failed to bind fence-WQE\n");
  405. return rc;
  406. }
  407. bnxt_qplib_post_send_db(&qp->qplib_qp);
  408. return rc;
  409. }
  410. static void bnxt_re_destroy_fence_mr(struct bnxt_re_pd *pd)
  411. {
  412. struct bnxt_re_fence_data *fence = &pd->fence;
  413. struct bnxt_re_dev *rdev = pd->rdev;
  414. struct device *dev = &rdev->en_dev->pdev->dev;
  415. struct bnxt_re_mr *mr = fence->mr;
  416. if (fence->mw) {
  417. bnxt_re_dealloc_mw(fence->mw);
  418. fence->mw = NULL;
  419. }
  420. if (mr) {
  421. if (mr->ib_mr.rkey)
  422. bnxt_qplib_dereg_mrw(&rdev->qplib_res, &mr->qplib_mr,
  423. true);
  424. if (mr->ib_mr.lkey)
  425. bnxt_qplib_free_mrw(&rdev->qplib_res, &mr->qplib_mr);
  426. kfree(mr);
  427. fence->mr = NULL;
  428. }
  429. if (fence->dma_addr) {
  430. dma_unmap_single(dev, fence->dma_addr, BNXT_RE_FENCE_BYTES,
  431. DMA_BIDIRECTIONAL);
  432. fence->dma_addr = 0;
  433. }
  434. }
  435. static int bnxt_re_create_fence_mr(struct bnxt_re_pd *pd)
  436. {
  437. int mr_access_flags = IB_ACCESS_LOCAL_WRITE | IB_ACCESS_MW_BIND;
  438. struct bnxt_re_fence_data *fence = &pd->fence;
  439. struct bnxt_re_dev *rdev = pd->rdev;
  440. struct device *dev = &rdev->en_dev->pdev->dev;
  441. struct bnxt_re_mr *mr = NULL;
  442. dma_addr_t dma_addr = 0;
  443. struct ib_mw *mw;
  444. u64 pbl_tbl;
  445. int rc;
  446. dma_addr = dma_map_single(dev, fence->va, BNXT_RE_FENCE_BYTES,
  447. DMA_BIDIRECTIONAL);
  448. rc = dma_mapping_error(dev, dma_addr);
  449. if (rc) {
  450. dev_err(rdev_to_dev(rdev), "Failed to dma-map fence-MR-mem\n");
  451. rc = -EIO;
  452. fence->dma_addr = 0;
  453. goto fail;
  454. }
  455. fence->dma_addr = dma_addr;
  456. /* Allocate a MR */
  457. mr = kzalloc(sizeof(*mr), GFP_KERNEL);
  458. if (!mr) {
  459. rc = -ENOMEM;
  460. goto fail;
  461. }
  462. fence->mr = mr;
  463. mr->rdev = rdev;
  464. mr->qplib_mr.pd = &pd->qplib_pd;
  465. mr->qplib_mr.type = CMDQ_ALLOCATE_MRW_MRW_FLAGS_PMR;
  466. mr->qplib_mr.flags = __from_ib_access_flags(mr_access_flags);
  467. rc = bnxt_qplib_alloc_mrw(&rdev->qplib_res, &mr->qplib_mr);
  468. if (rc) {
  469. dev_err(rdev_to_dev(rdev), "Failed to alloc fence-HW-MR\n");
  470. goto fail;
  471. }
  472. /* Register MR */
  473. mr->ib_mr.lkey = mr->qplib_mr.lkey;
  474. mr->qplib_mr.va = (u64)(unsigned long)fence->va;
  475. mr->qplib_mr.total_size = BNXT_RE_FENCE_BYTES;
  476. pbl_tbl = dma_addr;
  477. rc = bnxt_qplib_reg_mr(&rdev->qplib_res, &mr->qplib_mr, &pbl_tbl,
  478. BNXT_RE_FENCE_PBL_SIZE, false, PAGE_SIZE);
  479. if (rc) {
  480. dev_err(rdev_to_dev(rdev), "Failed to register fence-MR\n");
  481. goto fail;
  482. }
  483. mr->ib_mr.rkey = mr->qplib_mr.rkey;
  484. /* Create a fence MW only for kernel consumers */
  485. mw = bnxt_re_alloc_mw(&pd->ib_pd, IB_MW_TYPE_1, NULL);
  486. if (IS_ERR(mw)) {
  487. dev_err(rdev_to_dev(rdev),
  488. "Failed to create fence-MW for PD: %p\n", pd);
  489. rc = PTR_ERR(mw);
  490. goto fail;
  491. }
  492. fence->mw = mw;
  493. bnxt_re_create_fence_wqe(pd);
  494. return 0;
  495. fail:
  496. bnxt_re_destroy_fence_mr(pd);
  497. return rc;
  498. }
  499. /* Protection Domains */
  500. int bnxt_re_dealloc_pd(struct ib_pd *ib_pd)
  501. {
  502. struct bnxt_re_pd *pd = container_of(ib_pd, struct bnxt_re_pd, ib_pd);
  503. struct bnxt_re_dev *rdev = pd->rdev;
  504. int rc;
  505. bnxt_re_destroy_fence_mr(pd);
  506. if (pd->qplib_pd.id) {
  507. rc = bnxt_qplib_dealloc_pd(&rdev->qplib_res,
  508. &rdev->qplib_res.pd_tbl,
  509. &pd->qplib_pd);
  510. if (rc)
  511. dev_err(rdev_to_dev(rdev), "Failed to deallocate HW PD");
  512. }
  513. kfree(pd);
  514. return 0;
  515. }
  516. struct ib_pd *bnxt_re_alloc_pd(struct ib_device *ibdev,
  517. struct ib_ucontext *ucontext,
  518. struct ib_udata *udata)
  519. {
  520. struct bnxt_re_dev *rdev = to_bnxt_re_dev(ibdev, ibdev);
  521. struct bnxt_re_ucontext *ucntx = container_of(ucontext,
  522. struct bnxt_re_ucontext,
  523. ib_uctx);
  524. struct bnxt_re_pd *pd;
  525. int rc;
  526. pd = kzalloc(sizeof(*pd), GFP_KERNEL);
  527. if (!pd)
  528. return ERR_PTR(-ENOMEM);
  529. pd->rdev = rdev;
  530. if (bnxt_qplib_alloc_pd(&rdev->qplib_res.pd_tbl, &pd->qplib_pd)) {
  531. dev_err(rdev_to_dev(rdev), "Failed to allocate HW PD");
  532. rc = -ENOMEM;
  533. goto fail;
  534. }
  535. if (udata) {
  536. struct bnxt_re_pd_resp resp;
  537. if (!ucntx->dpi.dbr) {
  538. /* Allocate DPI in alloc_pd to avoid failing of
  539. * ibv_devinfo and family of application when DPIs
  540. * are depleted.
  541. */
  542. if (bnxt_qplib_alloc_dpi(&rdev->qplib_res.dpi_tbl,
  543. &ucntx->dpi, ucntx)) {
  544. rc = -ENOMEM;
  545. goto dbfail;
  546. }
  547. }
  548. resp.pdid = pd->qplib_pd.id;
  549. /* Still allow mapping this DBR to the new user PD. */
  550. resp.dpi = ucntx->dpi.dpi;
  551. resp.dbr = (u64)ucntx->dpi.umdbr;
  552. rc = ib_copy_to_udata(udata, &resp, sizeof(resp));
  553. if (rc) {
  554. dev_err(rdev_to_dev(rdev),
  555. "Failed to copy user response\n");
  556. goto dbfail;
  557. }
  558. }
  559. if (!udata)
  560. if (bnxt_re_create_fence_mr(pd))
  561. dev_warn(rdev_to_dev(rdev),
  562. "Failed to create Fence-MR\n");
  563. return &pd->ib_pd;
  564. dbfail:
  565. (void)bnxt_qplib_dealloc_pd(&rdev->qplib_res, &rdev->qplib_res.pd_tbl,
  566. &pd->qplib_pd);
  567. fail:
  568. kfree(pd);
  569. return ERR_PTR(rc);
  570. }
  571. /* Address Handles */
  572. int bnxt_re_destroy_ah(struct ib_ah *ib_ah)
  573. {
  574. struct bnxt_re_ah *ah = container_of(ib_ah, struct bnxt_re_ah, ib_ah);
  575. struct bnxt_re_dev *rdev = ah->rdev;
  576. int rc;
  577. rc = bnxt_qplib_destroy_ah(&rdev->qplib_res, &ah->qplib_ah);
  578. if (rc) {
  579. dev_err(rdev_to_dev(rdev), "Failed to destroy HW AH");
  580. return rc;
  581. }
  582. kfree(ah);
  583. return 0;
  584. }
  585. struct ib_ah *bnxt_re_create_ah(struct ib_pd *ib_pd,
  586. struct rdma_ah_attr *ah_attr,
  587. struct ib_udata *udata)
  588. {
  589. struct bnxt_re_pd *pd = container_of(ib_pd, struct bnxt_re_pd, ib_pd);
  590. struct bnxt_re_dev *rdev = pd->rdev;
  591. struct bnxt_re_ah *ah;
  592. const struct ib_global_route *grh = rdma_ah_read_grh(ah_attr);
  593. int rc;
  594. u8 nw_type;
  595. if (!(rdma_ah_get_ah_flags(ah_attr) & IB_AH_GRH)) {
  596. dev_err(rdev_to_dev(rdev), "Failed to alloc AH: GRH not set");
  597. return ERR_PTR(-EINVAL);
  598. }
  599. ah = kzalloc(sizeof(*ah), GFP_ATOMIC);
  600. if (!ah)
  601. return ERR_PTR(-ENOMEM);
  602. ah->rdev = rdev;
  603. ah->qplib_ah.pd = &pd->qplib_pd;
  604. /* Supply the configuration for the HW */
  605. memcpy(ah->qplib_ah.dgid.data, grh->dgid.raw,
  606. sizeof(union ib_gid));
  607. /*
  608. * If RoCE V2 is enabled, stack will have two entries for
  609. * each GID entry. Avoiding this duplicte entry in HW. Dividing
  610. * the GID index by 2 for RoCE V2
  611. */
  612. ah->qplib_ah.sgid_index = grh->sgid_index / 2;
  613. ah->qplib_ah.host_sgid_index = grh->sgid_index;
  614. ah->qplib_ah.traffic_class = grh->traffic_class;
  615. ah->qplib_ah.flow_label = grh->flow_label;
  616. ah->qplib_ah.hop_limit = grh->hop_limit;
  617. ah->qplib_ah.sl = rdma_ah_get_sl(ah_attr);
  618. if (ib_pd->uobject &&
  619. !rdma_is_multicast_addr((struct in6_addr *)
  620. grh->dgid.raw) &&
  621. !rdma_link_local_addr((struct in6_addr *)
  622. grh->dgid.raw)) {
  623. const struct ib_gid_attr *sgid_attr;
  624. sgid_attr = grh->sgid_attr;
  625. /* Get network header type for this GID */
  626. nw_type = rdma_gid_attr_network_type(sgid_attr);
  627. switch (nw_type) {
  628. case RDMA_NETWORK_IPV4:
  629. ah->qplib_ah.nw_type = CMDQ_CREATE_AH_TYPE_V2IPV4;
  630. break;
  631. case RDMA_NETWORK_IPV6:
  632. ah->qplib_ah.nw_type = CMDQ_CREATE_AH_TYPE_V2IPV6;
  633. break;
  634. default:
  635. ah->qplib_ah.nw_type = CMDQ_CREATE_AH_TYPE_V1;
  636. break;
  637. }
  638. }
  639. memcpy(ah->qplib_ah.dmac, ah_attr->roce.dmac, ETH_ALEN);
  640. rc = bnxt_qplib_create_ah(&rdev->qplib_res, &ah->qplib_ah);
  641. if (rc) {
  642. dev_err(rdev_to_dev(rdev), "Failed to allocate HW AH");
  643. goto fail;
  644. }
  645. /* Write AVID to shared page. */
  646. if (ib_pd->uobject) {
  647. struct ib_ucontext *ib_uctx = ib_pd->uobject->context;
  648. struct bnxt_re_ucontext *uctx;
  649. unsigned long flag;
  650. u32 *wrptr;
  651. uctx = container_of(ib_uctx, struct bnxt_re_ucontext, ib_uctx);
  652. spin_lock_irqsave(&uctx->sh_lock, flag);
  653. wrptr = (u32 *)(uctx->shpg + BNXT_RE_AVID_OFFT);
  654. *wrptr = ah->qplib_ah.id;
  655. wmb(); /* make sure cache is updated. */
  656. spin_unlock_irqrestore(&uctx->sh_lock, flag);
  657. }
  658. return &ah->ib_ah;
  659. fail:
  660. kfree(ah);
  661. return ERR_PTR(rc);
  662. }
  663. int bnxt_re_modify_ah(struct ib_ah *ib_ah, struct rdma_ah_attr *ah_attr)
  664. {
  665. return 0;
  666. }
  667. int bnxt_re_query_ah(struct ib_ah *ib_ah, struct rdma_ah_attr *ah_attr)
  668. {
  669. struct bnxt_re_ah *ah = container_of(ib_ah, struct bnxt_re_ah, ib_ah);
  670. ah_attr->type = ib_ah->type;
  671. rdma_ah_set_sl(ah_attr, ah->qplib_ah.sl);
  672. memcpy(ah_attr->roce.dmac, ah->qplib_ah.dmac, ETH_ALEN);
  673. rdma_ah_set_grh(ah_attr, NULL, 0,
  674. ah->qplib_ah.host_sgid_index,
  675. 0, ah->qplib_ah.traffic_class);
  676. rdma_ah_set_dgid_raw(ah_attr, ah->qplib_ah.dgid.data);
  677. rdma_ah_set_port_num(ah_attr, 1);
  678. rdma_ah_set_static_rate(ah_attr, 0);
  679. return 0;
  680. }
  681. unsigned long bnxt_re_lock_cqs(struct bnxt_re_qp *qp)
  682. __acquires(&qp->scq->cq_lock) __acquires(&qp->rcq->cq_lock)
  683. {
  684. unsigned long flags;
  685. spin_lock_irqsave(&qp->scq->cq_lock, flags);
  686. if (qp->rcq != qp->scq)
  687. spin_lock(&qp->rcq->cq_lock);
  688. else
  689. __acquire(&qp->rcq->cq_lock);
  690. return flags;
  691. }
  692. void bnxt_re_unlock_cqs(struct bnxt_re_qp *qp,
  693. unsigned long flags)
  694. __releases(&qp->scq->cq_lock) __releases(&qp->rcq->cq_lock)
  695. {
  696. if (qp->rcq != qp->scq)
  697. spin_unlock(&qp->rcq->cq_lock);
  698. else
  699. __release(&qp->rcq->cq_lock);
  700. spin_unlock_irqrestore(&qp->scq->cq_lock, flags);
  701. }
  702. /* Queue Pairs */
  703. int bnxt_re_destroy_qp(struct ib_qp *ib_qp)
  704. {
  705. struct bnxt_re_qp *qp = container_of(ib_qp, struct bnxt_re_qp, ib_qp);
  706. struct bnxt_re_dev *rdev = qp->rdev;
  707. int rc;
  708. unsigned int flags;
  709. bnxt_qplib_flush_cqn_wq(&qp->qplib_qp);
  710. rc = bnxt_qplib_destroy_qp(&rdev->qplib_res, &qp->qplib_qp);
  711. if (rc) {
  712. dev_err(rdev_to_dev(rdev), "Failed to destroy HW QP");
  713. return rc;
  714. }
  715. flags = bnxt_re_lock_cqs(qp);
  716. bnxt_qplib_clean_qp(&qp->qplib_qp);
  717. bnxt_re_unlock_cqs(qp, flags);
  718. bnxt_qplib_free_qp_res(&rdev->qplib_res, &qp->qplib_qp);
  719. if (ib_qp->qp_type == IB_QPT_GSI && rdev->qp1_sqp) {
  720. rc = bnxt_qplib_destroy_ah(&rdev->qplib_res,
  721. &rdev->sqp_ah->qplib_ah);
  722. if (rc) {
  723. dev_err(rdev_to_dev(rdev),
  724. "Failed to destroy HW AH for shadow QP");
  725. return rc;
  726. }
  727. bnxt_qplib_clean_qp(&qp->qplib_qp);
  728. rc = bnxt_qplib_destroy_qp(&rdev->qplib_res,
  729. &rdev->qp1_sqp->qplib_qp);
  730. if (rc) {
  731. dev_err(rdev_to_dev(rdev),
  732. "Failed to destroy Shadow QP");
  733. return rc;
  734. }
  735. bnxt_qplib_free_qp_res(&rdev->qplib_res,
  736. &rdev->qp1_sqp->qplib_qp);
  737. mutex_lock(&rdev->qp_lock);
  738. list_del(&rdev->qp1_sqp->list);
  739. atomic_dec(&rdev->qp_count);
  740. mutex_unlock(&rdev->qp_lock);
  741. kfree(rdev->sqp_ah);
  742. kfree(rdev->qp1_sqp);
  743. rdev->qp1_sqp = NULL;
  744. rdev->sqp_ah = NULL;
  745. }
  746. if (!IS_ERR_OR_NULL(qp->rumem))
  747. ib_umem_release(qp->rumem);
  748. if (!IS_ERR_OR_NULL(qp->sumem))
  749. ib_umem_release(qp->sumem);
  750. mutex_lock(&rdev->qp_lock);
  751. list_del(&qp->list);
  752. atomic_dec(&rdev->qp_count);
  753. mutex_unlock(&rdev->qp_lock);
  754. kfree(qp);
  755. return 0;
  756. }
  757. static u8 __from_ib_qp_type(enum ib_qp_type type)
  758. {
  759. switch (type) {
  760. case IB_QPT_GSI:
  761. return CMDQ_CREATE_QP1_TYPE_GSI;
  762. case IB_QPT_RC:
  763. return CMDQ_CREATE_QP_TYPE_RC;
  764. case IB_QPT_UD:
  765. return CMDQ_CREATE_QP_TYPE_UD;
  766. default:
  767. return IB_QPT_MAX;
  768. }
  769. }
  770. static int bnxt_re_init_user_qp(struct bnxt_re_dev *rdev, struct bnxt_re_pd *pd,
  771. struct bnxt_re_qp *qp, struct ib_udata *udata)
  772. {
  773. struct bnxt_re_qp_req ureq;
  774. struct bnxt_qplib_qp *qplib_qp = &qp->qplib_qp;
  775. struct ib_umem *umem;
  776. int bytes = 0;
  777. struct ib_ucontext *context = pd->ib_pd.uobject->context;
  778. struct bnxt_re_ucontext *cntx = container_of(context,
  779. struct bnxt_re_ucontext,
  780. ib_uctx);
  781. if (ib_copy_from_udata(&ureq, udata, sizeof(ureq)))
  782. return -EFAULT;
  783. bytes = (qplib_qp->sq.max_wqe * BNXT_QPLIB_MAX_SQE_ENTRY_SIZE);
  784. /* Consider mapping PSN search memory only for RC QPs. */
  785. if (qplib_qp->type == CMDQ_CREATE_QP_TYPE_RC)
  786. bytes += (qplib_qp->sq.max_wqe * sizeof(struct sq_psn_search));
  787. bytes = PAGE_ALIGN(bytes);
  788. umem = ib_umem_get(context, ureq.qpsva, bytes,
  789. IB_ACCESS_LOCAL_WRITE, 1);
  790. if (IS_ERR(umem))
  791. return PTR_ERR(umem);
  792. qp->sumem = umem;
  793. qplib_qp->sq.sglist = umem->sg_head.sgl;
  794. qplib_qp->sq.nmap = umem->nmap;
  795. qplib_qp->qp_handle = ureq.qp_handle;
  796. if (!qp->qplib_qp.srq) {
  797. bytes = (qplib_qp->rq.max_wqe * BNXT_QPLIB_MAX_RQE_ENTRY_SIZE);
  798. bytes = PAGE_ALIGN(bytes);
  799. umem = ib_umem_get(context, ureq.qprva, bytes,
  800. IB_ACCESS_LOCAL_WRITE, 1);
  801. if (IS_ERR(umem))
  802. goto rqfail;
  803. qp->rumem = umem;
  804. qplib_qp->rq.sglist = umem->sg_head.sgl;
  805. qplib_qp->rq.nmap = umem->nmap;
  806. }
  807. qplib_qp->dpi = &cntx->dpi;
  808. return 0;
  809. rqfail:
  810. ib_umem_release(qp->sumem);
  811. qp->sumem = NULL;
  812. qplib_qp->sq.sglist = NULL;
  813. qplib_qp->sq.nmap = 0;
  814. return PTR_ERR(umem);
  815. }
  816. static struct bnxt_re_ah *bnxt_re_create_shadow_qp_ah
  817. (struct bnxt_re_pd *pd,
  818. struct bnxt_qplib_res *qp1_res,
  819. struct bnxt_qplib_qp *qp1_qp)
  820. {
  821. struct bnxt_re_dev *rdev = pd->rdev;
  822. struct bnxt_re_ah *ah;
  823. union ib_gid sgid;
  824. int rc;
  825. ah = kzalloc(sizeof(*ah), GFP_KERNEL);
  826. if (!ah)
  827. return NULL;
  828. ah->rdev = rdev;
  829. ah->qplib_ah.pd = &pd->qplib_pd;
  830. rc = bnxt_re_query_gid(&rdev->ibdev, 1, 0, &sgid);
  831. if (rc)
  832. goto fail;
  833. /* supply the dgid data same as sgid */
  834. memcpy(ah->qplib_ah.dgid.data, &sgid.raw,
  835. sizeof(union ib_gid));
  836. ah->qplib_ah.sgid_index = 0;
  837. ah->qplib_ah.traffic_class = 0;
  838. ah->qplib_ah.flow_label = 0;
  839. ah->qplib_ah.hop_limit = 1;
  840. ah->qplib_ah.sl = 0;
  841. /* Have DMAC same as SMAC */
  842. ether_addr_copy(ah->qplib_ah.dmac, rdev->netdev->dev_addr);
  843. rc = bnxt_qplib_create_ah(&rdev->qplib_res, &ah->qplib_ah);
  844. if (rc) {
  845. dev_err(rdev_to_dev(rdev),
  846. "Failed to allocate HW AH for Shadow QP");
  847. goto fail;
  848. }
  849. return ah;
  850. fail:
  851. kfree(ah);
  852. return NULL;
  853. }
  854. static struct bnxt_re_qp *bnxt_re_create_shadow_qp
  855. (struct bnxt_re_pd *pd,
  856. struct bnxt_qplib_res *qp1_res,
  857. struct bnxt_qplib_qp *qp1_qp)
  858. {
  859. struct bnxt_re_dev *rdev = pd->rdev;
  860. struct bnxt_re_qp *qp;
  861. int rc;
  862. qp = kzalloc(sizeof(*qp), GFP_KERNEL);
  863. if (!qp)
  864. return NULL;
  865. qp->rdev = rdev;
  866. /* Initialize the shadow QP structure from the QP1 values */
  867. ether_addr_copy(qp->qplib_qp.smac, rdev->netdev->dev_addr);
  868. qp->qplib_qp.pd = &pd->qplib_pd;
  869. qp->qplib_qp.qp_handle = (u64)(unsigned long)(&qp->qplib_qp);
  870. qp->qplib_qp.type = IB_QPT_UD;
  871. qp->qplib_qp.max_inline_data = 0;
  872. qp->qplib_qp.sig_type = true;
  873. /* Shadow QP SQ depth should be same as QP1 RQ depth */
  874. qp->qplib_qp.sq.max_wqe = qp1_qp->rq.max_wqe;
  875. qp->qplib_qp.sq.max_sge = 2;
  876. /* Q full delta can be 1 since it is internal QP */
  877. qp->qplib_qp.sq.q_full_delta = 1;
  878. qp->qplib_qp.scq = qp1_qp->scq;
  879. qp->qplib_qp.rcq = qp1_qp->rcq;
  880. qp->qplib_qp.rq.max_wqe = qp1_qp->rq.max_wqe;
  881. qp->qplib_qp.rq.max_sge = qp1_qp->rq.max_sge;
  882. /* Q full delta can be 1 since it is internal QP */
  883. qp->qplib_qp.rq.q_full_delta = 1;
  884. qp->qplib_qp.mtu = qp1_qp->mtu;
  885. qp->qplib_qp.sq_hdr_buf_size = 0;
  886. qp->qplib_qp.rq_hdr_buf_size = BNXT_QPLIB_MAX_GRH_HDR_SIZE_IPV6;
  887. qp->qplib_qp.dpi = &rdev->dpi_privileged;
  888. rc = bnxt_qplib_create_qp(qp1_res, &qp->qplib_qp);
  889. if (rc)
  890. goto fail;
  891. rdev->sqp_id = qp->qplib_qp.id;
  892. spin_lock_init(&qp->sq_lock);
  893. INIT_LIST_HEAD(&qp->list);
  894. mutex_lock(&rdev->qp_lock);
  895. list_add_tail(&qp->list, &rdev->qp_list);
  896. atomic_inc(&rdev->qp_count);
  897. mutex_unlock(&rdev->qp_lock);
  898. return qp;
  899. fail:
  900. kfree(qp);
  901. return NULL;
  902. }
  903. struct ib_qp *bnxt_re_create_qp(struct ib_pd *ib_pd,
  904. struct ib_qp_init_attr *qp_init_attr,
  905. struct ib_udata *udata)
  906. {
  907. struct bnxt_re_pd *pd = container_of(ib_pd, struct bnxt_re_pd, ib_pd);
  908. struct bnxt_re_dev *rdev = pd->rdev;
  909. struct bnxt_qplib_dev_attr *dev_attr = &rdev->dev_attr;
  910. struct bnxt_re_qp *qp;
  911. struct bnxt_re_cq *cq;
  912. struct bnxt_re_srq *srq;
  913. int rc, entries;
  914. if ((qp_init_attr->cap.max_send_wr > dev_attr->max_qp_wqes) ||
  915. (qp_init_attr->cap.max_recv_wr > dev_attr->max_qp_wqes) ||
  916. (qp_init_attr->cap.max_send_sge > dev_attr->max_qp_sges) ||
  917. (qp_init_attr->cap.max_recv_sge > dev_attr->max_qp_sges) ||
  918. (qp_init_attr->cap.max_inline_data > dev_attr->max_inline_data))
  919. return ERR_PTR(-EINVAL);
  920. qp = kzalloc(sizeof(*qp), GFP_KERNEL);
  921. if (!qp)
  922. return ERR_PTR(-ENOMEM);
  923. qp->rdev = rdev;
  924. ether_addr_copy(qp->qplib_qp.smac, rdev->netdev->dev_addr);
  925. qp->qplib_qp.pd = &pd->qplib_pd;
  926. qp->qplib_qp.qp_handle = (u64)(unsigned long)(&qp->qplib_qp);
  927. qp->qplib_qp.type = __from_ib_qp_type(qp_init_attr->qp_type);
  928. if (qp->qplib_qp.type == IB_QPT_MAX) {
  929. dev_err(rdev_to_dev(rdev), "QP type 0x%x not supported",
  930. qp->qplib_qp.type);
  931. rc = -EINVAL;
  932. goto fail;
  933. }
  934. qp->qplib_qp.max_inline_data = qp_init_attr->cap.max_inline_data;
  935. qp->qplib_qp.sig_type = ((qp_init_attr->sq_sig_type ==
  936. IB_SIGNAL_ALL_WR) ? true : false);
  937. qp->qplib_qp.sq.max_sge = qp_init_attr->cap.max_send_sge;
  938. if (qp->qplib_qp.sq.max_sge > dev_attr->max_qp_sges)
  939. qp->qplib_qp.sq.max_sge = dev_attr->max_qp_sges;
  940. if (qp_init_attr->send_cq) {
  941. cq = container_of(qp_init_attr->send_cq, struct bnxt_re_cq,
  942. ib_cq);
  943. if (!cq) {
  944. dev_err(rdev_to_dev(rdev), "Send CQ not found");
  945. rc = -EINVAL;
  946. goto fail;
  947. }
  948. qp->qplib_qp.scq = &cq->qplib_cq;
  949. qp->scq = cq;
  950. }
  951. if (qp_init_attr->recv_cq) {
  952. cq = container_of(qp_init_attr->recv_cq, struct bnxt_re_cq,
  953. ib_cq);
  954. if (!cq) {
  955. dev_err(rdev_to_dev(rdev), "Receive CQ not found");
  956. rc = -EINVAL;
  957. goto fail;
  958. }
  959. qp->qplib_qp.rcq = &cq->qplib_cq;
  960. qp->rcq = cq;
  961. }
  962. if (qp_init_attr->srq) {
  963. srq = container_of(qp_init_attr->srq, struct bnxt_re_srq,
  964. ib_srq);
  965. if (!srq) {
  966. dev_err(rdev_to_dev(rdev), "SRQ not found");
  967. rc = -EINVAL;
  968. goto fail;
  969. }
  970. qp->qplib_qp.srq = &srq->qplib_srq;
  971. qp->qplib_qp.rq.max_wqe = 0;
  972. } else {
  973. /* Allocate 1 more than what's provided so posting max doesn't
  974. * mean empty
  975. */
  976. entries = roundup_pow_of_two(qp_init_attr->cap.max_recv_wr + 1);
  977. qp->qplib_qp.rq.max_wqe = min_t(u32, entries,
  978. dev_attr->max_qp_wqes + 1);
  979. qp->qplib_qp.rq.q_full_delta = qp->qplib_qp.rq.max_wqe -
  980. qp_init_attr->cap.max_recv_wr;
  981. qp->qplib_qp.rq.max_sge = qp_init_attr->cap.max_recv_sge;
  982. if (qp->qplib_qp.rq.max_sge > dev_attr->max_qp_sges)
  983. qp->qplib_qp.rq.max_sge = dev_attr->max_qp_sges;
  984. }
  985. qp->qplib_qp.mtu = ib_mtu_enum_to_int(iboe_get_mtu(rdev->netdev->mtu));
  986. if (qp_init_attr->qp_type == IB_QPT_GSI) {
  987. /* Allocate 1 more than what's provided */
  988. entries = roundup_pow_of_two(qp_init_attr->cap.max_send_wr + 1);
  989. qp->qplib_qp.sq.max_wqe = min_t(u32, entries,
  990. dev_attr->max_qp_wqes + 1);
  991. qp->qplib_qp.sq.q_full_delta = qp->qplib_qp.sq.max_wqe -
  992. qp_init_attr->cap.max_send_wr;
  993. qp->qplib_qp.rq.max_sge = dev_attr->max_qp_sges;
  994. if (qp->qplib_qp.rq.max_sge > dev_attr->max_qp_sges)
  995. qp->qplib_qp.rq.max_sge = dev_attr->max_qp_sges;
  996. qp->qplib_qp.sq.max_sge++;
  997. if (qp->qplib_qp.sq.max_sge > dev_attr->max_qp_sges)
  998. qp->qplib_qp.sq.max_sge = dev_attr->max_qp_sges;
  999. qp->qplib_qp.rq_hdr_buf_size =
  1000. BNXT_QPLIB_MAX_QP1_RQ_HDR_SIZE_V2;
  1001. qp->qplib_qp.sq_hdr_buf_size =
  1002. BNXT_QPLIB_MAX_QP1_SQ_HDR_SIZE_V2;
  1003. qp->qplib_qp.dpi = &rdev->dpi_privileged;
  1004. rc = bnxt_qplib_create_qp1(&rdev->qplib_res, &qp->qplib_qp);
  1005. if (rc) {
  1006. dev_err(rdev_to_dev(rdev), "Failed to create HW QP1");
  1007. goto fail;
  1008. }
  1009. /* Create a shadow QP to handle the QP1 traffic */
  1010. rdev->qp1_sqp = bnxt_re_create_shadow_qp(pd, &rdev->qplib_res,
  1011. &qp->qplib_qp);
  1012. if (!rdev->qp1_sqp) {
  1013. rc = -EINVAL;
  1014. dev_err(rdev_to_dev(rdev),
  1015. "Failed to create Shadow QP for QP1");
  1016. goto qp_destroy;
  1017. }
  1018. rdev->sqp_ah = bnxt_re_create_shadow_qp_ah(pd, &rdev->qplib_res,
  1019. &qp->qplib_qp);
  1020. if (!rdev->sqp_ah) {
  1021. bnxt_qplib_destroy_qp(&rdev->qplib_res,
  1022. &rdev->qp1_sqp->qplib_qp);
  1023. rc = -EINVAL;
  1024. dev_err(rdev_to_dev(rdev),
  1025. "Failed to create AH entry for ShadowQP");
  1026. goto qp_destroy;
  1027. }
  1028. } else {
  1029. /* Allocate 128 + 1 more than what's provided */
  1030. entries = roundup_pow_of_two(qp_init_attr->cap.max_send_wr +
  1031. BNXT_QPLIB_RESERVED_QP_WRS + 1);
  1032. qp->qplib_qp.sq.max_wqe = min_t(u32, entries,
  1033. dev_attr->max_qp_wqes +
  1034. BNXT_QPLIB_RESERVED_QP_WRS + 1);
  1035. qp->qplib_qp.sq.q_full_delta = BNXT_QPLIB_RESERVED_QP_WRS + 1;
  1036. /*
  1037. * Reserving one slot for Phantom WQE. Application can
  1038. * post one extra entry in this case. But allowing this to avoid
  1039. * unexpected Queue full condition
  1040. */
  1041. qp->qplib_qp.sq.q_full_delta -= 1;
  1042. qp->qplib_qp.max_rd_atomic = dev_attr->max_qp_rd_atom;
  1043. qp->qplib_qp.max_dest_rd_atomic = dev_attr->max_qp_init_rd_atom;
  1044. if (udata) {
  1045. rc = bnxt_re_init_user_qp(rdev, pd, qp, udata);
  1046. if (rc)
  1047. goto fail;
  1048. } else {
  1049. qp->qplib_qp.dpi = &rdev->dpi_privileged;
  1050. }
  1051. rc = bnxt_qplib_create_qp(&rdev->qplib_res, &qp->qplib_qp);
  1052. if (rc) {
  1053. dev_err(rdev_to_dev(rdev), "Failed to create HW QP");
  1054. goto free_umem;
  1055. }
  1056. }
  1057. qp->ib_qp.qp_num = qp->qplib_qp.id;
  1058. spin_lock_init(&qp->sq_lock);
  1059. spin_lock_init(&qp->rq_lock);
  1060. if (udata) {
  1061. struct bnxt_re_qp_resp resp;
  1062. resp.qpid = qp->ib_qp.qp_num;
  1063. resp.rsvd = 0;
  1064. rc = ib_copy_to_udata(udata, &resp, sizeof(resp));
  1065. if (rc) {
  1066. dev_err(rdev_to_dev(rdev), "Failed to copy QP udata");
  1067. goto qp_destroy;
  1068. }
  1069. }
  1070. INIT_LIST_HEAD(&qp->list);
  1071. mutex_lock(&rdev->qp_lock);
  1072. list_add_tail(&qp->list, &rdev->qp_list);
  1073. atomic_inc(&rdev->qp_count);
  1074. mutex_unlock(&rdev->qp_lock);
  1075. return &qp->ib_qp;
  1076. qp_destroy:
  1077. bnxt_qplib_destroy_qp(&rdev->qplib_res, &qp->qplib_qp);
  1078. free_umem:
  1079. if (udata) {
  1080. if (qp->rumem)
  1081. ib_umem_release(qp->rumem);
  1082. if (qp->sumem)
  1083. ib_umem_release(qp->sumem);
  1084. }
  1085. fail:
  1086. kfree(qp);
  1087. return ERR_PTR(rc);
  1088. }
  1089. static u8 __from_ib_qp_state(enum ib_qp_state state)
  1090. {
  1091. switch (state) {
  1092. case IB_QPS_RESET:
  1093. return CMDQ_MODIFY_QP_NEW_STATE_RESET;
  1094. case IB_QPS_INIT:
  1095. return CMDQ_MODIFY_QP_NEW_STATE_INIT;
  1096. case IB_QPS_RTR:
  1097. return CMDQ_MODIFY_QP_NEW_STATE_RTR;
  1098. case IB_QPS_RTS:
  1099. return CMDQ_MODIFY_QP_NEW_STATE_RTS;
  1100. case IB_QPS_SQD:
  1101. return CMDQ_MODIFY_QP_NEW_STATE_SQD;
  1102. case IB_QPS_SQE:
  1103. return CMDQ_MODIFY_QP_NEW_STATE_SQE;
  1104. case IB_QPS_ERR:
  1105. default:
  1106. return CMDQ_MODIFY_QP_NEW_STATE_ERR;
  1107. }
  1108. }
  1109. static enum ib_qp_state __to_ib_qp_state(u8 state)
  1110. {
  1111. switch (state) {
  1112. case CMDQ_MODIFY_QP_NEW_STATE_RESET:
  1113. return IB_QPS_RESET;
  1114. case CMDQ_MODIFY_QP_NEW_STATE_INIT:
  1115. return IB_QPS_INIT;
  1116. case CMDQ_MODIFY_QP_NEW_STATE_RTR:
  1117. return IB_QPS_RTR;
  1118. case CMDQ_MODIFY_QP_NEW_STATE_RTS:
  1119. return IB_QPS_RTS;
  1120. case CMDQ_MODIFY_QP_NEW_STATE_SQD:
  1121. return IB_QPS_SQD;
  1122. case CMDQ_MODIFY_QP_NEW_STATE_SQE:
  1123. return IB_QPS_SQE;
  1124. case CMDQ_MODIFY_QP_NEW_STATE_ERR:
  1125. default:
  1126. return IB_QPS_ERR;
  1127. }
  1128. }
  1129. static u32 __from_ib_mtu(enum ib_mtu mtu)
  1130. {
  1131. switch (mtu) {
  1132. case IB_MTU_256:
  1133. return CMDQ_MODIFY_QP_PATH_MTU_MTU_256;
  1134. case IB_MTU_512:
  1135. return CMDQ_MODIFY_QP_PATH_MTU_MTU_512;
  1136. case IB_MTU_1024:
  1137. return CMDQ_MODIFY_QP_PATH_MTU_MTU_1024;
  1138. case IB_MTU_2048:
  1139. return CMDQ_MODIFY_QP_PATH_MTU_MTU_2048;
  1140. case IB_MTU_4096:
  1141. return CMDQ_MODIFY_QP_PATH_MTU_MTU_4096;
  1142. default:
  1143. return CMDQ_MODIFY_QP_PATH_MTU_MTU_2048;
  1144. }
  1145. }
  1146. static enum ib_mtu __to_ib_mtu(u32 mtu)
  1147. {
  1148. switch (mtu & CREQ_QUERY_QP_RESP_SB_PATH_MTU_MASK) {
  1149. case CMDQ_MODIFY_QP_PATH_MTU_MTU_256:
  1150. return IB_MTU_256;
  1151. case CMDQ_MODIFY_QP_PATH_MTU_MTU_512:
  1152. return IB_MTU_512;
  1153. case CMDQ_MODIFY_QP_PATH_MTU_MTU_1024:
  1154. return IB_MTU_1024;
  1155. case CMDQ_MODIFY_QP_PATH_MTU_MTU_2048:
  1156. return IB_MTU_2048;
  1157. case CMDQ_MODIFY_QP_PATH_MTU_MTU_4096:
  1158. return IB_MTU_4096;
  1159. default:
  1160. return IB_MTU_2048;
  1161. }
  1162. }
  1163. /* Shared Receive Queues */
  1164. int bnxt_re_destroy_srq(struct ib_srq *ib_srq)
  1165. {
  1166. struct bnxt_re_srq *srq = container_of(ib_srq, struct bnxt_re_srq,
  1167. ib_srq);
  1168. struct bnxt_re_dev *rdev = srq->rdev;
  1169. struct bnxt_qplib_srq *qplib_srq = &srq->qplib_srq;
  1170. struct bnxt_qplib_nq *nq = NULL;
  1171. int rc;
  1172. if (qplib_srq->cq)
  1173. nq = qplib_srq->cq->nq;
  1174. rc = bnxt_qplib_destroy_srq(&rdev->qplib_res, qplib_srq);
  1175. if (rc) {
  1176. dev_err(rdev_to_dev(rdev), "Destroy HW SRQ failed!");
  1177. return rc;
  1178. }
  1179. if (srq->umem)
  1180. ib_umem_release(srq->umem);
  1181. kfree(srq);
  1182. atomic_dec(&rdev->srq_count);
  1183. if (nq)
  1184. nq->budget--;
  1185. return 0;
  1186. }
  1187. static int bnxt_re_init_user_srq(struct bnxt_re_dev *rdev,
  1188. struct bnxt_re_pd *pd,
  1189. struct bnxt_re_srq *srq,
  1190. struct ib_udata *udata)
  1191. {
  1192. struct bnxt_re_srq_req ureq;
  1193. struct bnxt_qplib_srq *qplib_srq = &srq->qplib_srq;
  1194. struct ib_umem *umem;
  1195. int bytes = 0;
  1196. struct ib_ucontext *context = pd->ib_pd.uobject->context;
  1197. struct bnxt_re_ucontext *cntx = container_of(context,
  1198. struct bnxt_re_ucontext,
  1199. ib_uctx);
  1200. if (ib_copy_from_udata(&ureq, udata, sizeof(ureq)))
  1201. return -EFAULT;
  1202. bytes = (qplib_srq->max_wqe * BNXT_QPLIB_MAX_RQE_ENTRY_SIZE);
  1203. bytes = PAGE_ALIGN(bytes);
  1204. umem = ib_umem_get(context, ureq.srqva, bytes,
  1205. IB_ACCESS_LOCAL_WRITE, 1);
  1206. if (IS_ERR(umem))
  1207. return PTR_ERR(umem);
  1208. srq->umem = umem;
  1209. qplib_srq->nmap = umem->nmap;
  1210. qplib_srq->sglist = umem->sg_head.sgl;
  1211. qplib_srq->srq_handle = ureq.srq_handle;
  1212. qplib_srq->dpi = &cntx->dpi;
  1213. return 0;
  1214. }
  1215. struct ib_srq *bnxt_re_create_srq(struct ib_pd *ib_pd,
  1216. struct ib_srq_init_attr *srq_init_attr,
  1217. struct ib_udata *udata)
  1218. {
  1219. struct bnxt_re_pd *pd = container_of(ib_pd, struct bnxt_re_pd, ib_pd);
  1220. struct bnxt_re_dev *rdev = pd->rdev;
  1221. struct bnxt_qplib_dev_attr *dev_attr = &rdev->dev_attr;
  1222. struct bnxt_re_srq *srq;
  1223. struct bnxt_qplib_nq *nq = NULL;
  1224. int rc, entries;
  1225. if (srq_init_attr->attr.max_wr >= dev_attr->max_srq_wqes) {
  1226. dev_err(rdev_to_dev(rdev), "Create CQ failed - max exceeded");
  1227. rc = -EINVAL;
  1228. goto exit;
  1229. }
  1230. if (srq_init_attr->srq_type != IB_SRQT_BASIC) {
  1231. rc = -EOPNOTSUPP;
  1232. goto exit;
  1233. }
  1234. srq = kzalloc(sizeof(*srq), GFP_KERNEL);
  1235. if (!srq) {
  1236. rc = -ENOMEM;
  1237. goto exit;
  1238. }
  1239. srq->rdev = rdev;
  1240. srq->qplib_srq.pd = &pd->qplib_pd;
  1241. srq->qplib_srq.dpi = &rdev->dpi_privileged;
  1242. /* Allocate 1 more than what's provided so posting max doesn't
  1243. * mean empty
  1244. */
  1245. entries = roundup_pow_of_two(srq_init_attr->attr.max_wr + 1);
  1246. if (entries > dev_attr->max_srq_wqes + 1)
  1247. entries = dev_attr->max_srq_wqes + 1;
  1248. srq->qplib_srq.max_wqe = entries;
  1249. srq->qplib_srq.max_sge = srq_init_attr->attr.max_sge;
  1250. srq->qplib_srq.threshold = srq_init_attr->attr.srq_limit;
  1251. srq->srq_limit = srq_init_attr->attr.srq_limit;
  1252. srq->qplib_srq.eventq_hw_ring_id = rdev->nq[0].ring_id;
  1253. nq = &rdev->nq[0];
  1254. if (udata) {
  1255. rc = bnxt_re_init_user_srq(rdev, pd, srq, udata);
  1256. if (rc)
  1257. goto fail;
  1258. }
  1259. rc = bnxt_qplib_create_srq(&rdev->qplib_res, &srq->qplib_srq);
  1260. if (rc) {
  1261. dev_err(rdev_to_dev(rdev), "Create HW SRQ failed!");
  1262. goto fail;
  1263. }
  1264. if (udata) {
  1265. struct bnxt_re_srq_resp resp;
  1266. resp.srqid = srq->qplib_srq.id;
  1267. rc = ib_copy_to_udata(udata, &resp, sizeof(resp));
  1268. if (rc) {
  1269. dev_err(rdev_to_dev(rdev), "SRQ copy to udata failed!");
  1270. bnxt_qplib_destroy_srq(&rdev->qplib_res,
  1271. &srq->qplib_srq);
  1272. goto exit;
  1273. }
  1274. }
  1275. if (nq)
  1276. nq->budget++;
  1277. atomic_inc(&rdev->srq_count);
  1278. return &srq->ib_srq;
  1279. fail:
  1280. if (srq->umem)
  1281. ib_umem_release(srq->umem);
  1282. kfree(srq);
  1283. exit:
  1284. return ERR_PTR(rc);
  1285. }
  1286. int bnxt_re_modify_srq(struct ib_srq *ib_srq, struct ib_srq_attr *srq_attr,
  1287. enum ib_srq_attr_mask srq_attr_mask,
  1288. struct ib_udata *udata)
  1289. {
  1290. struct bnxt_re_srq *srq = container_of(ib_srq, struct bnxt_re_srq,
  1291. ib_srq);
  1292. struct bnxt_re_dev *rdev = srq->rdev;
  1293. int rc;
  1294. switch (srq_attr_mask) {
  1295. case IB_SRQ_MAX_WR:
  1296. /* SRQ resize is not supported */
  1297. break;
  1298. case IB_SRQ_LIMIT:
  1299. /* Change the SRQ threshold */
  1300. if (srq_attr->srq_limit > srq->qplib_srq.max_wqe)
  1301. return -EINVAL;
  1302. srq->qplib_srq.threshold = srq_attr->srq_limit;
  1303. rc = bnxt_qplib_modify_srq(&rdev->qplib_res, &srq->qplib_srq);
  1304. if (rc) {
  1305. dev_err(rdev_to_dev(rdev), "Modify HW SRQ failed!");
  1306. return rc;
  1307. }
  1308. /* On success, update the shadow */
  1309. srq->srq_limit = srq_attr->srq_limit;
  1310. /* No need to Build and send response back to udata */
  1311. break;
  1312. default:
  1313. dev_err(rdev_to_dev(rdev),
  1314. "Unsupported srq_attr_mask 0x%x", srq_attr_mask);
  1315. return -EINVAL;
  1316. }
  1317. return 0;
  1318. }
  1319. int bnxt_re_query_srq(struct ib_srq *ib_srq, struct ib_srq_attr *srq_attr)
  1320. {
  1321. struct bnxt_re_srq *srq = container_of(ib_srq, struct bnxt_re_srq,
  1322. ib_srq);
  1323. struct bnxt_re_srq tsrq;
  1324. struct bnxt_re_dev *rdev = srq->rdev;
  1325. int rc;
  1326. /* Get live SRQ attr */
  1327. tsrq.qplib_srq.id = srq->qplib_srq.id;
  1328. rc = bnxt_qplib_query_srq(&rdev->qplib_res, &tsrq.qplib_srq);
  1329. if (rc) {
  1330. dev_err(rdev_to_dev(rdev), "Query HW SRQ failed!");
  1331. return rc;
  1332. }
  1333. srq_attr->max_wr = srq->qplib_srq.max_wqe;
  1334. srq_attr->max_sge = srq->qplib_srq.max_sge;
  1335. srq_attr->srq_limit = tsrq.qplib_srq.threshold;
  1336. return 0;
  1337. }
  1338. int bnxt_re_post_srq_recv(struct ib_srq *ib_srq, const struct ib_recv_wr *wr,
  1339. const struct ib_recv_wr **bad_wr)
  1340. {
  1341. struct bnxt_re_srq *srq = container_of(ib_srq, struct bnxt_re_srq,
  1342. ib_srq);
  1343. struct bnxt_qplib_swqe wqe;
  1344. unsigned long flags;
  1345. int rc = 0;
  1346. spin_lock_irqsave(&srq->lock, flags);
  1347. while (wr) {
  1348. /* Transcribe each ib_recv_wr to qplib_swqe */
  1349. wqe.num_sge = wr->num_sge;
  1350. bnxt_re_build_sgl(wr->sg_list, wqe.sg_list, wr->num_sge);
  1351. wqe.wr_id = wr->wr_id;
  1352. wqe.type = BNXT_QPLIB_SWQE_TYPE_RECV;
  1353. rc = bnxt_qplib_post_srq_recv(&srq->qplib_srq, &wqe);
  1354. if (rc) {
  1355. *bad_wr = wr;
  1356. break;
  1357. }
  1358. wr = wr->next;
  1359. }
  1360. spin_unlock_irqrestore(&srq->lock, flags);
  1361. return rc;
  1362. }
  1363. static int bnxt_re_modify_shadow_qp(struct bnxt_re_dev *rdev,
  1364. struct bnxt_re_qp *qp1_qp,
  1365. int qp_attr_mask)
  1366. {
  1367. struct bnxt_re_qp *qp = rdev->qp1_sqp;
  1368. int rc = 0;
  1369. if (qp_attr_mask & IB_QP_STATE) {
  1370. qp->qplib_qp.modify_flags |= CMDQ_MODIFY_QP_MODIFY_MASK_STATE;
  1371. qp->qplib_qp.state = qp1_qp->qplib_qp.state;
  1372. }
  1373. if (qp_attr_mask & IB_QP_PKEY_INDEX) {
  1374. qp->qplib_qp.modify_flags |= CMDQ_MODIFY_QP_MODIFY_MASK_PKEY;
  1375. qp->qplib_qp.pkey_index = qp1_qp->qplib_qp.pkey_index;
  1376. }
  1377. if (qp_attr_mask & IB_QP_QKEY) {
  1378. qp->qplib_qp.modify_flags |= CMDQ_MODIFY_QP_MODIFY_MASK_QKEY;
  1379. /* Using a Random QKEY */
  1380. qp->qplib_qp.qkey = 0x81818181;
  1381. }
  1382. if (qp_attr_mask & IB_QP_SQ_PSN) {
  1383. qp->qplib_qp.modify_flags |= CMDQ_MODIFY_QP_MODIFY_MASK_SQ_PSN;
  1384. qp->qplib_qp.sq.psn = qp1_qp->qplib_qp.sq.psn;
  1385. }
  1386. rc = bnxt_qplib_modify_qp(&rdev->qplib_res, &qp->qplib_qp);
  1387. if (rc)
  1388. dev_err(rdev_to_dev(rdev),
  1389. "Failed to modify Shadow QP for QP1");
  1390. return rc;
  1391. }
  1392. int bnxt_re_modify_qp(struct ib_qp *ib_qp, struct ib_qp_attr *qp_attr,
  1393. int qp_attr_mask, struct ib_udata *udata)
  1394. {
  1395. struct bnxt_re_qp *qp = container_of(ib_qp, struct bnxt_re_qp, ib_qp);
  1396. struct bnxt_re_dev *rdev = qp->rdev;
  1397. struct bnxt_qplib_dev_attr *dev_attr = &rdev->dev_attr;
  1398. enum ib_qp_state curr_qp_state, new_qp_state;
  1399. int rc, entries;
  1400. unsigned int flags;
  1401. u8 nw_type;
  1402. qp->qplib_qp.modify_flags = 0;
  1403. if (qp_attr_mask & IB_QP_STATE) {
  1404. curr_qp_state = __to_ib_qp_state(qp->qplib_qp.cur_qp_state);
  1405. new_qp_state = qp_attr->qp_state;
  1406. if (!ib_modify_qp_is_ok(curr_qp_state, new_qp_state,
  1407. ib_qp->qp_type, qp_attr_mask)) {
  1408. dev_err(rdev_to_dev(rdev),
  1409. "Invalid attribute mask: %#x specified ",
  1410. qp_attr_mask);
  1411. dev_err(rdev_to_dev(rdev),
  1412. "for qpn: %#x type: %#x",
  1413. ib_qp->qp_num, ib_qp->qp_type);
  1414. dev_err(rdev_to_dev(rdev),
  1415. "curr_qp_state=0x%x, new_qp_state=0x%x\n",
  1416. curr_qp_state, new_qp_state);
  1417. return -EINVAL;
  1418. }
  1419. qp->qplib_qp.modify_flags |= CMDQ_MODIFY_QP_MODIFY_MASK_STATE;
  1420. qp->qplib_qp.state = __from_ib_qp_state(qp_attr->qp_state);
  1421. if (!qp->sumem &&
  1422. qp->qplib_qp.state == CMDQ_MODIFY_QP_NEW_STATE_ERR) {
  1423. dev_dbg(rdev_to_dev(rdev),
  1424. "Move QP = %p to flush list\n",
  1425. qp);
  1426. flags = bnxt_re_lock_cqs(qp);
  1427. bnxt_qplib_add_flush_qp(&qp->qplib_qp);
  1428. bnxt_re_unlock_cqs(qp, flags);
  1429. }
  1430. if (!qp->sumem &&
  1431. qp->qplib_qp.state == CMDQ_MODIFY_QP_NEW_STATE_RESET) {
  1432. dev_dbg(rdev_to_dev(rdev),
  1433. "Move QP = %p out of flush list\n",
  1434. qp);
  1435. flags = bnxt_re_lock_cqs(qp);
  1436. bnxt_qplib_clean_qp(&qp->qplib_qp);
  1437. bnxt_re_unlock_cqs(qp, flags);
  1438. }
  1439. }
  1440. if (qp_attr_mask & IB_QP_EN_SQD_ASYNC_NOTIFY) {
  1441. qp->qplib_qp.modify_flags |=
  1442. CMDQ_MODIFY_QP_MODIFY_MASK_EN_SQD_ASYNC_NOTIFY;
  1443. qp->qplib_qp.en_sqd_async_notify = true;
  1444. }
  1445. if (qp_attr_mask & IB_QP_ACCESS_FLAGS) {
  1446. qp->qplib_qp.modify_flags |= CMDQ_MODIFY_QP_MODIFY_MASK_ACCESS;
  1447. qp->qplib_qp.access =
  1448. __from_ib_access_flags(qp_attr->qp_access_flags);
  1449. /* LOCAL_WRITE access must be set to allow RC receive */
  1450. qp->qplib_qp.access |= BNXT_QPLIB_ACCESS_LOCAL_WRITE;
  1451. }
  1452. if (qp_attr_mask & IB_QP_PKEY_INDEX) {
  1453. qp->qplib_qp.modify_flags |= CMDQ_MODIFY_QP_MODIFY_MASK_PKEY;
  1454. qp->qplib_qp.pkey_index = qp_attr->pkey_index;
  1455. }
  1456. if (qp_attr_mask & IB_QP_QKEY) {
  1457. qp->qplib_qp.modify_flags |= CMDQ_MODIFY_QP_MODIFY_MASK_QKEY;
  1458. qp->qplib_qp.qkey = qp_attr->qkey;
  1459. }
  1460. if (qp_attr_mask & IB_QP_AV) {
  1461. const struct ib_global_route *grh =
  1462. rdma_ah_read_grh(&qp_attr->ah_attr);
  1463. const struct ib_gid_attr *sgid_attr;
  1464. qp->qplib_qp.modify_flags |= CMDQ_MODIFY_QP_MODIFY_MASK_DGID |
  1465. CMDQ_MODIFY_QP_MODIFY_MASK_FLOW_LABEL |
  1466. CMDQ_MODIFY_QP_MODIFY_MASK_SGID_INDEX |
  1467. CMDQ_MODIFY_QP_MODIFY_MASK_HOP_LIMIT |
  1468. CMDQ_MODIFY_QP_MODIFY_MASK_TRAFFIC_CLASS |
  1469. CMDQ_MODIFY_QP_MODIFY_MASK_DEST_MAC |
  1470. CMDQ_MODIFY_QP_MODIFY_MASK_VLAN_ID;
  1471. memcpy(qp->qplib_qp.ah.dgid.data, grh->dgid.raw,
  1472. sizeof(qp->qplib_qp.ah.dgid.data));
  1473. qp->qplib_qp.ah.flow_label = grh->flow_label;
  1474. /* If RoCE V2 is enabled, stack will have two entries for
  1475. * each GID entry. Avoiding this duplicte entry in HW. Dividing
  1476. * the GID index by 2 for RoCE V2
  1477. */
  1478. qp->qplib_qp.ah.sgid_index = grh->sgid_index / 2;
  1479. qp->qplib_qp.ah.host_sgid_index = grh->sgid_index;
  1480. qp->qplib_qp.ah.hop_limit = grh->hop_limit;
  1481. qp->qplib_qp.ah.traffic_class = grh->traffic_class;
  1482. qp->qplib_qp.ah.sl = rdma_ah_get_sl(&qp_attr->ah_attr);
  1483. ether_addr_copy(qp->qplib_qp.ah.dmac,
  1484. qp_attr->ah_attr.roce.dmac);
  1485. sgid_attr = qp_attr->ah_attr.grh.sgid_attr;
  1486. memcpy(qp->qplib_qp.smac, sgid_attr->ndev->dev_addr,
  1487. ETH_ALEN);
  1488. nw_type = rdma_gid_attr_network_type(sgid_attr);
  1489. switch (nw_type) {
  1490. case RDMA_NETWORK_IPV4:
  1491. qp->qplib_qp.nw_type =
  1492. CMDQ_MODIFY_QP_NETWORK_TYPE_ROCEV2_IPV4;
  1493. break;
  1494. case RDMA_NETWORK_IPV6:
  1495. qp->qplib_qp.nw_type =
  1496. CMDQ_MODIFY_QP_NETWORK_TYPE_ROCEV2_IPV6;
  1497. break;
  1498. default:
  1499. qp->qplib_qp.nw_type =
  1500. CMDQ_MODIFY_QP_NETWORK_TYPE_ROCEV1;
  1501. break;
  1502. }
  1503. }
  1504. if (qp_attr_mask & IB_QP_PATH_MTU) {
  1505. qp->qplib_qp.modify_flags |=
  1506. CMDQ_MODIFY_QP_MODIFY_MASK_PATH_MTU;
  1507. qp->qplib_qp.path_mtu = __from_ib_mtu(qp_attr->path_mtu);
  1508. qp->qplib_qp.mtu = ib_mtu_enum_to_int(qp_attr->path_mtu);
  1509. } else if (qp_attr->qp_state == IB_QPS_RTR) {
  1510. qp->qplib_qp.modify_flags |=
  1511. CMDQ_MODIFY_QP_MODIFY_MASK_PATH_MTU;
  1512. qp->qplib_qp.path_mtu =
  1513. __from_ib_mtu(iboe_get_mtu(rdev->netdev->mtu));
  1514. qp->qplib_qp.mtu =
  1515. ib_mtu_enum_to_int(iboe_get_mtu(rdev->netdev->mtu));
  1516. }
  1517. if (qp_attr_mask & IB_QP_TIMEOUT) {
  1518. qp->qplib_qp.modify_flags |= CMDQ_MODIFY_QP_MODIFY_MASK_TIMEOUT;
  1519. qp->qplib_qp.timeout = qp_attr->timeout;
  1520. }
  1521. if (qp_attr_mask & IB_QP_RETRY_CNT) {
  1522. qp->qplib_qp.modify_flags |=
  1523. CMDQ_MODIFY_QP_MODIFY_MASK_RETRY_CNT;
  1524. qp->qplib_qp.retry_cnt = qp_attr->retry_cnt;
  1525. }
  1526. if (qp_attr_mask & IB_QP_RNR_RETRY) {
  1527. qp->qplib_qp.modify_flags |=
  1528. CMDQ_MODIFY_QP_MODIFY_MASK_RNR_RETRY;
  1529. qp->qplib_qp.rnr_retry = qp_attr->rnr_retry;
  1530. }
  1531. if (qp_attr_mask & IB_QP_MIN_RNR_TIMER) {
  1532. qp->qplib_qp.modify_flags |=
  1533. CMDQ_MODIFY_QP_MODIFY_MASK_MIN_RNR_TIMER;
  1534. qp->qplib_qp.min_rnr_timer = qp_attr->min_rnr_timer;
  1535. }
  1536. if (qp_attr_mask & IB_QP_RQ_PSN) {
  1537. qp->qplib_qp.modify_flags |= CMDQ_MODIFY_QP_MODIFY_MASK_RQ_PSN;
  1538. qp->qplib_qp.rq.psn = qp_attr->rq_psn;
  1539. }
  1540. if (qp_attr_mask & IB_QP_MAX_QP_RD_ATOMIC) {
  1541. qp->qplib_qp.modify_flags |=
  1542. CMDQ_MODIFY_QP_MODIFY_MASK_MAX_RD_ATOMIC;
  1543. /* Cap the max_rd_atomic to device max */
  1544. qp->qplib_qp.max_rd_atomic = min_t(u32, qp_attr->max_rd_atomic,
  1545. dev_attr->max_qp_rd_atom);
  1546. }
  1547. if (qp_attr_mask & IB_QP_SQ_PSN) {
  1548. qp->qplib_qp.modify_flags |= CMDQ_MODIFY_QP_MODIFY_MASK_SQ_PSN;
  1549. qp->qplib_qp.sq.psn = qp_attr->sq_psn;
  1550. }
  1551. if (qp_attr_mask & IB_QP_MAX_DEST_RD_ATOMIC) {
  1552. if (qp_attr->max_dest_rd_atomic >
  1553. dev_attr->max_qp_init_rd_atom) {
  1554. dev_err(rdev_to_dev(rdev),
  1555. "max_dest_rd_atomic requested%d is > dev_max%d",
  1556. qp_attr->max_dest_rd_atomic,
  1557. dev_attr->max_qp_init_rd_atom);
  1558. return -EINVAL;
  1559. }
  1560. qp->qplib_qp.modify_flags |=
  1561. CMDQ_MODIFY_QP_MODIFY_MASK_MAX_DEST_RD_ATOMIC;
  1562. qp->qplib_qp.max_dest_rd_atomic = qp_attr->max_dest_rd_atomic;
  1563. }
  1564. if (qp_attr_mask & IB_QP_CAP) {
  1565. qp->qplib_qp.modify_flags |=
  1566. CMDQ_MODIFY_QP_MODIFY_MASK_SQ_SIZE |
  1567. CMDQ_MODIFY_QP_MODIFY_MASK_RQ_SIZE |
  1568. CMDQ_MODIFY_QP_MODIFY_MASK_SQ_SGE |
  1569. CMDQ_MODIFY_QP_MODIFY_MASK_RQ_SGE |
  1570. CMDQ_MODIFY_QP_MODIFY_MASK_MAX_INLINE_DATA;
  1571. if ((qp_attr->cap.max_send_wr >= dev_attr->max_qp_wqes) ||
  1572. (qp_attr->cap.max_recv_wr >= dev_attr->max_qp_wqes) ||
  1573. (qp_attr->cap.max_send_sge >= dev_attr->max_qp_sges) ||
  1574. (qp_attr->cap.max_recv_sge >= dev_attr->max_qp_sges) ||
  1575. (qp_attr->cap.max_inline_data >=
  1576. dev_attr->max_inline_data)) {
  1577. dev_err(rdev_to_dev(rdev),
  1578. "Create QP failed - max exceeded");
  1579. return -EINVAL;
  1580. }
  1581. entries = roundup_pow_of_two(qp_attr->cap.max_send_wr);
  1582. qp->qplib_qp.sq.max_wqe = min_t(u32, entries,
  1583. dev_attr->max_qp_wqes + 1);
  1584. qp->qplib_qp.sq.q_full_delta = qp->qplib_qp.sq.max_wqe -
  1585. qp_attr->cap.max_send_wr;
  1586. /*
  1587. * Reserving one slot for Phantom WQE. Some application can
  1588. * post one extra entry in this case. Allowing this to avoid
  1589. * unexpected Queue full condition
  1590. */
  1591. qp->qplib_qp.sq.q_full_delta -= 1;
  1592. qp->qplib_qp.sq.max_sge = qp_attr->cap.max_send_sge;
  1593. if (qp->qplib_qp.rq.max_wqe) {
  1594. entries = roundup_pow_of_two(qp_attr->cap.max_recv_wr);
  1595. qp->qplib_qp.rq.max_wqe =
  1596. min_t(u32, entries, dev_attr->max_qp_wqes + 1);
  1597. qp->qplib_qp.rq.q_full_delta = qp->qplib_qp.rq.max_wqe -
  1598. qp_attr->cap.max_recv_wr;
  1599. qp->qplib_qp.rq.max_sge = qp_attr->cap.max_recv_sge;
  1600. } else {
  1601. /* SRQ was used prior, just ignore the RQ caps */
  1602. }
  1603. }
  1604. if (qp_attr_mask & IB_QP_DEST_QPN) {
  1605. qp->qplib_qp.modify_flags |=
  1606. CMDQ_MODIFY_QP_MODIFY_MASK_DEST_QP_ID;
  1607. qp->qplib_qp.dest_qpn = qp_attr->dest_qp_num;
  1608. }
  1609. rc = bnxt_qplib_modify_qp(&rdev->qplib_res, &qp->qplib_qp);
  1610. if (rc) {
  1611. dev_err(rdev_to_dev(rdev), "Failed to modify HW QP");
  1612. return rc;
  1613. }
  1614. if (ib_qp->qp_type == IB_QPT_GSI && rdev->qp1_sqp)
  1615. rc = bnxt_re_modify_shadow_qp(rdev, qp, qp_attr_mask);
  1616. return rc;
  1617. }
  1618. int bnxt_re_query_qp(struct ib_qp *ib_qp, struct ib_qp_attr *qp_attr,
  1619. int qp_attr_mask, struct ib_qp_init_attr *qp_init_attr)
  1620. {
  1621. struct bnxt_re_qp *qp = container_of(ib_qp, struct bnxt_re_qp, ib_qp);
  1622. struct bnxt_re_dev *rdev = qp->rdev;
  1623. struct bnxt_qplib_qp *qplib_qp;
  1624. int rc;
  1625. qplib_qp = kzalloc(sizeof(*qplib_qp), GFP_KERNEL);
  1626. if (!qplib_qp)
  1627. return -ENOMEM;
  1628. qplib_qp->id = qp->qplib_qp.id;
  1629. qplib_qp->ah.host_sgid_index = qp->qplib_qp.ah.host_sgid_index;
  1630. rc = bnxt_qplib_query_qp(&rdev->qplib_res, qplib_qp);
  1631. if (rc) {
  1632. dev_err(rdev_to_dev(rdev), "Failed to query HW QP");
  1633. goto out;
  1634. }
  1635. qp_attr->qp_state = __to_ib_qp_state(qplib_qp->state);
  1636. qp_attr->en_sqd_async_notify = qplib_qp->en_sqd_async_notify ? 1 : 0;
  1637. qp_attr->qp_access_flags = __to_ib_access_flags(qplib_qp->access);
  1638. qp_attr->pkey_index = qplib_qp->pkey_index;
  1639. qp_attr->qkey = qplib_qp->qkey;
  1640. qp_attr->ah_attr.type = RDMA_AH_ATTR_TYPE_ROCE;
  1641. rdma_ah_set_grh(&qp_attr->ah_attr, NULL, qplib_qp->ah.flow_label,
  1642. qplib_qp->ah.host_sgid_index,
  1643. qplib_qp->ah.hop_limit,
  1644. qplib_qp->ah.traffic_class);
  1645. rdma_ah_set_dgid_raw(&qp_attr->ah_attr, qplib_qp->ah.dgid.data);
  1646. rdma_ah_set_sl(&qp_attr->ah_attr, qplib_qp->ah.sl);
  1647. ether_addr_copy(qp_attr->ah_attr.roce.dmac, qplib_qp->ah.dmac);
  1648. qp_attr->path_mtu = __to_ib_mtu(qplib_qp->path_mtu);
  1649. qp_attr->timeout = qplib_qp->timeout;
  1650. qp_attr->retry_cnt = qplib_qp->retry_cnt;
  1651. qp_attr->rnr_retry = qplib_qp->rnr_retry;
  1652. qp_attr->min_rnr_timer = qplib_qp->min_rnr_timer;
  1653. qp_attr->rq_psn = qplib_qp->rq.psn;
  1654. qp_attr->max_rd_atomic = qplib_qp->max_rd_atomic;
  1655. qp_attr->sq_psn = qplib_qp->sq.psn;
  1656. qp_attr->max_dest_rd_atomic = qplib_qp->max_dest_rd_atomic;
  1657. qp_init_attr->sq_sig_type = qplib_qp->sig_type ? IB_SIGNAL_ALL_WR :
  1658. IB_SIGNAL_REQ_WR;
  1659. qp_attr->dest_qp_num = qplib_qp->dest_qpn;
  1660. qp_attr->cap.max_send_wr = qp->qplib_qp.sq.max_wqe;
  1661. qp_attr->cap.max_send_sge = qp->qplib_qp.sq.max_sge;
  1662. qp_attr->cap.max_recv_wr = qp->qplib_qp.rq.max_wqe;
  1663. qp_attr->cap.max_recv_sge = qp->qplib_qp.rq.max_sge;
  1664. qp_attr->cap.max_inline_data = qp->qplib_qp.max_inline_data;
  1665. qp_init_attr->cap = qp_attr->cap;
  1666. out:
  1667. kfree(qplib_qp);
  1668. return rc;
  1669. }
  1670. /* Routine for sending QP1 packets for RoCE V1 an V2
  1671. */
  1672. static int bnxt_re_build_qp1_send_v2(struct bnxt_re_qp *qp,
  1673. const struct ib_send_wr *wr,
  1674. struct bnxt_qplib_swqe *wqe,
  1675. int payload_size)
  1676. {
  1677. struct bnxt_re_ah *ah = container_of(ud_wr(wr)->ah, struct bnxt_re_ah,
  1678. ib_ah);
  1679. struct bnxt_qplib_ah *qplib_ah = &ah->qplib_ah;
  1680. const struct ib_gid_attr *sgid_attr = ah->ib_ah.sgid_attr;
  1681. struct bnxt_qplib_sge sge;
  1682. u8 nw_type;
  1683. u16 ether_type;
  1684. union ib_gid dgid;
  1685. bool is_eth = false;
  1686. bool is_vlan = false;
  1687. bool is_grh = false;
  1688. bool is_udp = false;
  1689. u8 ip_version = 0;
  1690. u16 vlan_id = 0xFFFF;
  1691. void *buf;
  1692. int i, rc = 0;
  1693. memset(&qp->qp1_hdr, 0, sizeof(qp->qp1_hdr));
  1694. if (is_vlan_dev(sgid_attr->ndev))
  1695. vlan_id = vlan_dev_vlan_id(sgid_attr->ndev);
  1696. /* Get network header type for this GID */
  1697. nw_type = rdma_gid_attr_network_type(sgid_attr);
  1698. switch (nw_type) {
  1699. case RDMA_NETWORK_IPV4:
  1700. nw_type = BNXT_RE_ROCEV2_IPV4_PACKET;
  1701. break;
  1702. case RDMA_NETWORK_IPV6:
  1703. nw_type = BNXT_RE_ROCEV2_IPV6_PACKET;
  1704. break;
  1705. default:
  1706. nw_type = BNXT_RE_ROCE_V1_PACKET;
  1707. break;
  1708. }
  1709. memcpy(&dgid.raw, &qplib_ah->dgid, 16);
  1710. is_udp = sgid_attr->gid_type == IB_GID_TYPE_ROCE_UDP_ENCAP;
  1711. if (is_udp) {
  1712. if (ipv6_addr_v4mapped((struct in6_addr *)&sgid_attr->gid)) {
  1713. ip_version = 4;
  1714. ether_type = ETH_P_IP;
  1715. } else {
  1716. ip_version = 6;
  1717. ether_type = ETH_P_IPV6;
  1718. }
  1719. is_grh = false;
  1720. } else {
  1721. ether_type = ETH_P_IBOE;
  1722. is_grh = true;
  1723. }
  1724. is_eth = true;
  1725. is_vlan = (vlan_id && (vlan_id < 0x1000)) ? true : false;
  1726. ib_ud_header_init(payload_size, !is_eth, is_eth, is_vlan, is_grh,
  1727. ip_version, is_udp, 0, &qp->qp1_hdr);
  1728. /* ETH */
  1729. ether_addr_copy(qp->qp1_hdr.eth.dmac_h, ah->qplib_ah.dmac);
  1730. ether_addr_copy(qp->qp1_hdr.eth.smac_h, qp->qplib_qp.smac);
  1731. /* For vlan, check the sgid for vlan existence */
  1732. if (!is_vlan) {
  1733. qp->qp1_hdr.eth.type = cpu_to_be16(ether_type);
  1734. } else {
  1735. qp->qp1_hdr.vlan.type = cpu_to_be16(ether_type);
  1736. qp->qp1_hdr.vlan.tag = cpu_to_be16(vlan_id);
  1737. }
  1738. if (is_grh || (ip_version == 6)) {
  1739. memcpy(qp->qp1_hdr.grh.source_gid.raw, sgid_attr->gid.raw,
  1740. sizeof(sgid_attr->gid));
  1741. memcpy(qp->qp1_hdr.grh.destination_gid.raw, qplib_ah->dgid.data,
  1742. sizeof(sgid_attr->gid));
  1743. qp->qp1_hdr.grh.hop_limit = qplib_ah->hop_limit;
  1744. }
  1745. if (ip_version == 4) {
  1746. qp->qp1_hdr.ip4.tos = 0;
  1747. qp->qp1_hdr.ip4.id = 0;
  1748. qp->qp1_hdr.ip4.frag_off = htons(IP_DF);
  1749. qp->qp1_hdr.ip4.ttl = qplib_ah->hop_limit;
  1750. memcpy(&qp->qp1_hdr.ip4.saddr, sgid_attr->gid.raw + 12, 4);
  1751. memcpy(&qp->qp1_hdr.ip4.daddr, qplib_ah->dgid.data + 12, 4);
  1752. qp->qp1_hdr.ip4.check = ib_ud_ip4_csum(&qp->qp1_hdr);
  1753. }
  1754. if (is_udp) {
  1755. qp->qp1_hdr.udp.dport = htons(ROCE_V2_UDP_DPORT);
  1756. qp->qp1_hdr.udp.sport = htons(0x8CD1);
  1757. qp->qp1_hdr.udp.csum = 0;
  1758. }
  1759. /* BTH */
  1760. if (wr->opcode == IB_WR_SEND_WITH_IMM) {
  1761. qp->qp1_hdr.bth.opcode = IB_OPCODE_UD_SEND_ONLY_WITH_IMMEDIATE;
  1762. qp->qp1_hdr.immediate_present = 1;
  1763. } else {
  1764. qp->qp1_hdr.bth.opcode = IB_OPCODE_UD_SEND_ONLY;
  1765. }
  1766. if (wr->send_flags & IB_SEND_SOLICITED)
  1767. qp->qp1_hdr.bth.solicited_event = 1;
  1768. /* pad_count */
  1769. qp->qp1_hdr.bth.pad_count = (4 - payload_size) & 3;
  1770. /* P_key for QP1 is for all members */
  1771. qp->qp1_hdr.bth.pkey = cpu_to_be16(0xFFFF);
  1772. qp->qp1_hdr.bth.destination_qpn = IB_QP1;
  1773. qp->qp1_hdr.bth.ack_req = 0;
  1774. qp->send_psn++;
  1775. qp->send_psn &= BTH_PSN_MASK;
  1776. qp->qp1_hdr.bth.psn = cpu_to_be32(qp->send_psn);
  1777. /* DETH */
  1778. /* Use the priviledged Q_Key for QP1 */
  1779. qp->qp1_hdr.deth.qkey = cpu_to_be32(IB_QP1_QKEY);
  1780. qp->qp1_hdr.deth.source_qpn = IB_QP1;
  1781. /* Pack the QP1 to the transmit buffer */
  1782. buf = bnxt_qplib_get_qp1_sq_buf(&qp->qplib_qp, &sge);
  1783. if (buf) {
  1784. ib_ud_header_pack(&qp->qp1_hdr, buf);
  1785. for (i = wqe->num_sge; i; i--) {
  1786. wqe->sg_list[i].addr = wqe->sg_list[i - 1].addr;
  1787. wqe->sg_list[i].lkey = wqe->sg_list[i - 1].lkey;
  1788. wqe->sg_list[i].size = wqe->sg_list[i - 1].size;
  1789. }
  1790. /*
  1791. * Max Header buf size for IPV6 RoCE V2 is 86,
  1792. * which is same as the QP1 SQ header buffer.
  1793. * Header buf size for IPV4 RoCE V2 can be 66.
  1794. * ETH(14) + VLAN(4)+ IP(20) + UDP (8) + BTH(20).
  1795. * Subtract 20 bytes from QP1 SQ header buf size
  1796. */
  1797. if (is_udp && ip_version == 4)
  1798. sge.size -= 20;
  1799. /*
  1800. * Max Header buf size for RoCE V1 is 78.
  1801. * ETH(14) + VLAN(4) + GRH(40) + BTH(20).
  1802. * Subtract 8 bytes from QP1 SQ header buf size
  1803. */
  1804. if (!is_udp)
  1805. sge.size -= 8;
  1806. /* Subtract 4 bytes for non vlan packets */
  1807. if (!is_vlan)
  1808. sge.size -= 4;
  1809. wqe->sg_list[0].addr = sge.addr;
  1810. wqe->sg_list[0].lkey = sge.lkey;
  1811. wqe->sg_list[0].size = sge.size;
  1812. wqe->num_sge++;
  1813. } else {
  1814. dev_err(rdev_to_dev(qp->rdev), "QP1 buffer is empty!");
  1815. rc = -ENOMEM;
  1816. }
  1817. return rc;
  1818. }
  1819. /* For the MAD layer, it only provides the recv SGE the size of
  1820. * ib_grh + MAD datagram. No Ethernet headers, Ethertype, BTH, DETH,
  1821. * nor RoCE iCRC. The Cu+ solution must provide buffer for the entire
  1822. * receive packet (334 bytes) with no VLAN and then copy the GRH
  1823. * and the MAD datagram out to the provided SGE.
  1824. */
  1825. static int bnxt_re_build_qp1_shadow_qp_recv(struct bnxt_re_qp *qp,
  1826. const struct ib_recv_wr *wr,
  1827. struct bnxt_qplib_swqe *wqe,
  1828. int payload_size)
  1829. {
  1830. struct bnxt_qplib_sge ref, sge;
  1831. u32 rq_prod_index;
  1832. struct bnxt_re_sqp_entries *sqp_entry;
  1833. rq_prod_index = bnxt_qplib_get_rq_prod_index(&qp->qplib_qp);
  1834. if (!bnxt_qplib_get_qp1_rq_buf(&qp->qplib_qp, &sge))
  1835. return -ENOMEM;
  1836. /* Create 1 SGE to receive the entire
  1837. * ethernet packet
  1838. */
  1839. /* Save the reference from ULP */
  1840. ref.addr = wqe->sg_list[0].addr;
  1841. ref.lkey = wqe->sg_list[0].lkey;
  1842. ref.size = wqe->sg_list[0].size;
  1843. sqp_entry = &qp->rdev->sqp_tbl[rq_prod_index];
  1844. /* SGE 1 */
  1845. wqe->sg_list[0].addr = sge.addr;
  1846. wqe->sg_list[0].lkey = sge.lkey;
  1847. wqe->sg_list[0].size = BNXT_QPLIB_MAX_QP1_RQ_HDR_SIZE_V2;
  1848. sge.size -= wqe->sg_list[0].size;
  1849. sqp_entry->sge.addr = ref.addr;
  1850. sqp_entry->sge.lkey = ref.lkey;
  1851. sqp_entry->sge.size = ref.size;
  1852. /* Store the wrid for reporting completion */
  1853. sqp_entry->wrid = wqe->wr_id;
  1854. /* change the wqe->wrid to table index */
  1855. wqe->wr_id = rq_prod_index;
  1856. return 0;
  1857. }
  1858. static int is_ud_qp(struct bnxt_re_qp *qp)
  1859. {
  1860. return qp->qplib_qp.type == CMDQ_CREATE_QP_TYPE_UD;
  1861. }
  1862. static int bnxt_re_build_send_wqe(struct bnxt_re_qp *qp,
  1863. const struct ib_send_wr *wr,
  1864. struct bnxt_qplib_swqe *wqe)
  1865. {
  1866. struct bnxt_re_ah *ah = NULL;
  1867. if (is_ud_qp(qp)) {
  1868. ah = container_of(ud_wr(wr)->ah, struct bnxt_re_ah, ib_ah);
  1869. wqe->send.q_key = ud_wr(wr)->remote_qkey;
  1870. wqe->send.dst_qp = ud_wr(wr)->remote_qpn;
  1871. wqe->send.avid = ah->qplib_ah.id;
  1872. }
  1873. switch (wr->opcode) {
  1874. case IB_WR_SEND:
  1875. wqe->type = BNXT_QPLIB_SWQE_TYPE_SEND;
  1876. break;
  1877. case IB_WR_SEND_WITH_IMM:
  1878. wqe->type = BNXT_QPLIB_SWQE_TYPE_SEND_WITH_IMM;
  1879. wqe->send.imm_data = wr->ex.imm_data;
  1880. break;
  1881. case IB_WR_SEND_WITH_INV:
  1882. wqe->type = BNXT_QPLIB_SWQE_TYPE_SEND_WITH_INV;
  1883. wqe->send.inv_key = wr->ex.invalidate_rkey;
  1884. break;
  1885. default:
  1886. return -EINVAL;
  1887. }
  1888. if (wr->send_flags & IB_SEND_SIGNALED)
  1889. wqe->flags |= BNXT_QPLIB_SWQE_FLAGS_SIGNAL_COMP;
  1890. if (wr->send_flags & IB_SEND_FENCE)
  1891. wqe->flags |= BNXT_QPLIB_SWQE_FLAGS_UC_FENCE;
  1892. if (wr->send_flags & IB_SEND_SOLICITED)
  1893. wqe->flags |= BNXT_QPLIB_SWQE_FLAGS_SOLICIT_EVENT;
  1894. if (wr->send_flags & IB_SEND_INLINE)
  1895. wqe->flags |= BNXT_QPLIB_SWQE_FLAGS_INLINE;
  1896. return 0;
  1897. }
  1898. static int bnxt_re_build_rdma_wqe(const struct ib_send_wr *wr,
  1899. struct bnxt_qplib_swqe *wqe)
  1900. {
  1901. switch (wr->opcode) {
  1902. case IB_WR_RDMA_WRITE:
  1903. wqe->type = BNXT_QPLIB_SWQE_TYPE_RDMA_WRITE;
  1904. break;
  1905. case IB_WR_RDMA_WRITE_WITH_IMM:
  1906. wqe->type = BNXT_QPLIB_SWQE_TYPE_RDMA_WRITE_WITH_IMM;
  1907. wqe->rdma.imm_data = wr->ex.imm_data;
  1908. break;
  1909. case IB_WR_RDMA_READ:
  1910. wqe->type = BNXT_QPLIB_SWQE_TYPE_RDMA_READ;
  1911. wqe->rdma.inv_key = wr->ex.invalidate_rkey;
  1912. break;
  1913. default:
  1914. return -EINVAL;
  1915. }
  1916. wqe->rdma.remote_va = rdma_wr(wr)->remote_addr;
  1917. wqe->rdma.r_key = rdma_wr(wr)->rkey;
  1918. if (wr->send_flags & IB_SEND_SIGNALED)
  1919. wqe->flags |= BNXT_QPLIB_SWQE_FLAGS_SIGNAL_COMP;
  1920. if (wr->send_flags & IB_SEND_FENCE)
  1921. wqe->flags |= BNXT_QPLIB_SWQE_FLAGS_UC_FENCE;
  1922. if (wr->send_flags & IB_SEND_SOLICITED)
  1923. wqe->flags |= BNXT_QPLIB_SWQE_FLAGS_SOLICIT_EVENT;
  1924. if (wr->send_flags & IB_SEND_INLINE)
  1925. wqe->flags |= BNXT_QPLIB_SWQE_FLAGS_INLINE;
  1926. return 0;
  1927. }
  1928. static int bnxt_re_build_atomic_wqe(const struct ib_send_wr *wr,
  1929. struct bnxt_qplib_swqe *wqe)
  1930. {
  1931. switch (wr->opcode) {
  1932. case IB_WR_ATOMIC_CMP_AND_SWP:
  1933. wqe->type = BNXT_QPLIB_SWQE_TYPE_ATOMIC_CMP_AND_SWP;
  1934. wqe->atomic.cmp_data = atomic_wr(wr)->compare_add;
  1935. wqe->atomic.swap_data = atomic_wr(wr)->swap;
  1936. break;
  1937. case IB_WR_ATOMIC_FETCH_AND_ADD:
  1938. wqe->type = BNXT_QPLIB_SWQE_TYPE_ATOMIC_FETCH_AND_ADD;
  1939. wqe->atomic.cmp_data = atomic_wr(wr)->compare_add;
  1940. break;
  1941. default:
  1942. return -EINVAL;
  1943. }
  1944. wqe->atomic.remote_va = atomic_wr(wr)->remote_addr;
  1945. wqe->atomic.r_key = atomic_wr(wr)->rkey;
  1946. if (wr->send_flags & IB_SEND_SIGNALED)
  1947. wqe->flags |= BNXT_QPLIB_SWQE_FLAGS_SIGNAL_COMP;
  1948. if (wr->send_flags & IB_SEND_FENCE)
  1949. wqe->flags |= BNXT_QPLIB_SWQE_FLAGS_UC_FENCE;
  1950. if (wr->send_flags & IB_SEND_SOLICITED)
  1951. wqe->flags |= BNXT_QPLIB_SWQE_FLAGS_SOLICIT_EVENT;
  1952. return 0;
  1953. }
  1954. static int bnxt_re_build_inv_wqe(const struct ib_send_wr *wr,
  1955. struct bnxt_qplib_swqe *wqe)
  1956. {
  1957. wqe->type = BNXT_QPLIB_SWQE_TYPE_LOCAL_INV;
  1958. wqe->local_inv.inv_l_key = wr->ex.invalidate_rkey;
  1959. /* Need unconditional fence for local invalidate
  1960. * opcode to work as expected.
  1961. */
  1962. wqe->flags |= BNXT_QPLIB_SWQE_FLAGS_UC_FENCE;
  1963. if (wr->send_flags & IB_SEND_SIGNALED)
  1964. wqe->flags |= BNXT_QPLIB_SWQE_FLAGS_SIGNAL_COMP;
  1965. if (wr->send_flags & IB_SEND_SOLICITED)
  1966. wqe->flags |= BNXT_QPLIB_SWQE_FLAGS_SOLICIT_EVENT;
  1967. return 0;
  1968. }
  1969. static int bnxt_re_build_reg_wqe(const struct ib_reg_wr *wr,
  1970. struct bnxt_qplib_swqe *wqe)
  1971. {
  1972. struct bnxt_re_mr *mr = container_of(wr->mr, struct bnxt_re_mr, ib_mr);
  1973. struct bnxt_qplib_frpl *qplib_frpl = &mr->qplib_frpl;
  1974. int access = wr->access;
  1975. wqe->frmr.pbl_ptr = (__le64 *)qplib_frpl->hwq.pbl_ptr[0];
  1976. wqe->frmr.pbl_dma_ptr = qplib_frpl->hwq.pbl_dma_ptr[0];
  1977. wqe->frmr.page_list = mr->pages;
  1978. wqe->frmr.page_list_len = mr->npages;
  1979. wqe->frmr.levels = qplib_frpl->hwq.level + 1;
  1980. wqe->type = BNXT_QPLIB_SWQE_TYPE_REG_MR;
  1981. /* Need unconditional fence for reg_mr
  1982. * opcode to function as expected.
  1983. */
  1984. wqe->flags |= BNXT_QPLIB_SWQE_FLAGS_UC_FENCE;
  1985. if (wr->wr.send_flags & IB_SEND_SIGNALED)
  1986. wqe->flags |= BNXT_QPLIB_SWQE_FLAGS_SIGNAL_COMP;
  1987. if (access & IB_ACCESS_LOCAL_WRITE)
  1988. wqe->frmr.access_cntl |= SQ_FR_PMR_ACCESS_CNTL_LOCAL_WRITE;
  1989. if (access & IB_ACCESS_REMOTE_READ)
  1990. wqe->frmr.access_cntl |= SQ_FR_PMR_ACCESS_CNTL_REMOTE_READ;
  1991. if (access & IB_ACCESS_REMOTE_WRITE)
  1992. wqe->frmr.access_cntl |= SQ_FR_PMR_ACCESS_CNTL_REMOTE_WRITE;
  1993. if (access & IB_ACCESS_REMOTE_ATOMIC)
  1994. wqe->frmr.access_cntl |= SQ_FR_PMR_ACCESS_CNTL_REMOTE_ATOMIC;
  1995. if (access & IB_ACCESS_MW_BIND)
  1996. wqe->frmr.access_cntl |= SQ_FR_PMR_ACCESS_CNTL_WINDOW_BIND;
  1997. wqe->frmr.l_key = wr->key;
  1998. wqe->frmr.length = wr->mr->length;
  1999. wqe->frmr.pbl_pg_sz_log = (wr->mr->page_size >> PAGE_SHIFT_4K) - 1;
  2000. wqe->frmr.va = wr->mr->iova;
  2001. return 0;
  2002. }
  2003. static int bnxt_re_copy_inline_data(struct bnxt_re_dev *rdev,
  2004. const struct ib_send_wr *wr,
  2005. struct bnxt_qplib_swqe *wqe)
  2006. {
  2007. /* Copy the inline data to the data field */
  2008. u8 *in_data;
  2009. u32 i, sge_len;
  2010. void *sge_addr;
  2011. in_data = wqe->inline_data;
  2012. for (i = 0; i < wr->num_sge; i++) {
  2013. sge_addr = (void *)(unsigned long)
  2014. wr->sg_list[i].addr;
  2015. sge_len = wr->sg_list[i].length;
  2016. if ((sge_len + wqe->inline_len) >
  2017. BNXT_QPLIB_SWQE_MAX_INLINE_LENGTH) {
  2018. dev_err(rdev_to_dev(rdev),
  2019. "Inline data size requested > supported value");
  2020. return -EINVAL;
  2021. }
  2022. sge_len = wr->sg_list[i].length;
  2023. memcpy(in_data, sge_addr, sge_len);
  2024. in_data += wr->sg_list[i].length;
  2025. wqe->inline_len += wr->sg_list[i].length;
  2026. }
  2027. return wqe->inline_len;
  2028. }
  2029. static int bnxt_re_copy_wr_payload(struct bnxt_re_dev *rdev,
  2030. const struct ib_send_wr *wr,
  2031. struct bnxt_qplib_swqe *wqe)
  2032. {
  2033. int payload_sz = 0;
  2034. if (wr->send_flags & IB_SEND_INLINE)
  2035. payload_sz = bnxt_re_copy_inline_data(rdev, wr, wqe);
  2036. else
  2037. payload_sz = bnxt_re_build_sgl(wr->sg_list, wqe->sg_list,
  2038. wqe->num_sge);
  2039. return payload_sz;
  2040. }
  2041. static void bnxt_ud_qp_hw_stall_workaround(struct bnxt_re_qp *qp)
  2042. {
  2043. if ((qp->ib_qp.qp_type == IB_QPT_UD ||
  2044. qp->ib_qp.qp_type == IB_QPT_GSI ||
  2045. qp->ib_qp.qp_type == IB_QPT_RAW_ETHERTYPE) &&
  2046. qp->qplib_qp.wqe_cnt == BNXT_RE_UD_QP_HW_STALL) {
  2047. int qp_attr_mask;
  2048. struct ib_qp_attr qp_attr;
  2049. qp_attr_mask = IB_QP_STATE;
  2050. qp_attr.qp_state = IB_QPS_RTS;
  2051. bnxt_re_modify_qp(&qp->ib_qp, &qp_attr, qp_attr_mask, NULL);
  2052. qp->qplib_qp.wqe_cnt = 0;
  2053. }
  2054. }
  2055. static int bnxt_re_post_send_shadow_qp(struct bnxt_re_dev *rdev,
  2056. struct bnxt_re_qp *qp,
  2057. const struct ib_send_wr *wr)
  2058. {
  2059. struct bnxt_qplib_swqe wqe;
  2060. int rc = 0, payload_sz = 0;
  2061. unsigned long flags;
  2062. spin_lock_irqsave(&qp->sq_lock, flags);
  2063. memset(&wqe, 0, sizeof(wqe));
  2064. while (wr) {
  2065. /* House keeping */
  2066. memset(&wqe, 0, sizeof(wqe));
  2067. /* Common */
  2068. wqe.num_sge = wr->num_sge;
  2069. if (wr->num_sge > qp->qplib_qp.sq.max_sge) {
  2070. dev_err(rdev_to_dev(rdev),
  2071. "Limit exceeded for Send SGEs");
  2072. rc = -EINVAL;
  2073. goto bad;
  2074. }
  2075. payload_sz = bnxt_re_copy_wr_payload(qp->rdev, wr, &wqe);
  2076. if (payload_sz < 0) {
  2077. rc = -EINVAL;
  2078. goto bad;
  2079. }
  2080. wqe.wr_id = wr->wr_id;
  2081. wqe.type = BNXT_QPLIB_SWQE_TYPE_SEND;
  2082. rc = bnxt_re_build_send_wqe(qp, wr, &wqe);
  2083. if (!rc)
  2084. rc = bnxt_qplib_post_send(&qp->qplib_qp, &wqe);
  2085. bad:
  2086. if (rc) {
  2087. dev_err(rdev_to_dev(rdev),
  2088. "Post send failed opcode = %#x rc = %d",
  2089. wr->opcode, rc);
  2090. break;
  2091. }
  2092. wr = wr->next;
  2093. }
  2094. bnxt_qplib_post_send_db(&qp->qplib_qp);
  2095. bnxt_ud_qp_hw_stall_workaround(qp);
  2096. spin_unlock_irqrestore(&qp->sq_lock, flags);
  2097. return rc;
  2098. }
  2099. int bnxt_re_post_send(struct ib_qp *ib_qp, const struct ib_send_wr *wr,
  2100. const struct ib_send_wr **bad_wr)
  2101. {
  2102. struct bnxt_re_qp *qp = container_of(ib_qp, struct bnxt_re_qp, ib_qp);
  2103. struct bnxt_qplib_swqe wqe;
  2104. int rc = 0, payload_sz = 0;
  2105. unsigned long flags;
  2106. spin_lock_irqsave(&qp->sq_lock, flags);
  2107. while (wr) {
  2108. /* House keeping */
  2109. memset(&wqe, 0, sizeof(wqe));
  2110. /* Common */
  2111. wqe.num_sge = wr->num_sge;
  2112. if (wr->num_sge > qp->qplib_qp.sq.max_sge) {
  2113. dev_err(rdev_to_dev(qp->rdev),
  2114. "Limit exceeded for Send SGEs");
  2115. rc = -EINVAL;
  2116. goto bad;
  2117. }
  2118. payload_sz = bnxt_re_copy_wr_payload(qp->rdev, wr, &wqe);
  2119. if (payload_sz < 0) {
  2120. rc = -EINVAL;
  2121. goto bad;
  2122. }
  2123. wqe.wr_id = wr->wr_id;
  2124. switch (wr->opcode) {
  2125. case IB_WR_SEND:
  2126. case IB_WR_SEND_WITH_IMM:
  2127. if (ib_qp->qp_type == IB_QPT_GSI) {
  2128. rc = bnxt_re_build_qp1_send_v2(qp, wr, &wqe,
  2129. payload_sz);
  2130. if (rc)
  2131. goto bad;
  2132. wqe.rawqp1.lflags |=
  2133. SQ_SEND_RAWETH_QP1_LFLAGS_ROCE_CRC;
  2134. }
  2135. switch (wr->send_flags) {
  2136. case IB_SEND_IP_CSUM:
  2137. wqe.rawqp1.lflags |=
  2138. SQ_SEND_RAWETH_QP1_LFLAGS_IP_CHKSUM;
  2139. break;
  2140. default:
  2141. break;
  2142. }
  2143. /* fall through */
  2144. case IB_WR_SEND_WITH_INV:
  2145. rc = bnxt_re_build_send_wqe(qp, wr, &wqe);
  2146. break;
  2147. case IB_WR_RDMA_WRITE:
  2148. case IB_WR_RDMA_WRITE_WITH_IMM:
  2149. case IB_WR_RDMA_READ:
  2150. rc = bnxt_re_build_rdma_wqe(wr, &wqe);
  2151. break;
  2152. case IB_WR_ATOMIC_CMP_AND_SWP:
  2153. case IB_WR_ATOMIC_FETCH_AND_ADD:
  2154. rc = bnxt_re_build_atomic_wqe(wr, &wqe);
  2155. break;
  2156. case IB_WR_RDMA_READ_WITH_INV:
  2157. dev_err(rdev_to_dev(qp->rdev),
  2158. "RDMA Read with Invalidate is not supported");
  2159. rc = -EINVAL;
  2160. goto bad;
  2161. case IB_WR_LOCAL_INV:
  2162. rc = bnxt_re_build_inv_wqe(wr, &wqe);
  2163. break;
  2164. case IB_WR_REG_MR:
  2165. rc = bnxt_re_build_reg_wqe(reg_wr(wr), &wqe);
  2166. break;
  2167. default:
  2168. /* Unsupported WRs */
  2169. dev_err(rdev_to_dev(qp->rdev),
  2170. "WR (%#x) is not supported", wr->opcode);
  2171. rc = -EINVAL;
  2172. goto bad;
  2173. }
  2174. if (!rc)
  2175. rc = bnxt_qplib_post_send(&qp->qplib_qp, &wqe);
  2176. bad:
  2177. if (rc) {
  2178. dev_err(rdev_to_dev(qp->rdev),
  2179. "post_send failed op:%#x qps = %#x rc = %d\n",
  2180. wr->opcode, qp->qplib_qp.state, rc);
  2181. *bad_wr = wr;
  2182. break;
  2183. }
  2184. wr = wr->next;
  2185. }
  2186. bnxt_qplib_post_send_db(&qp->qplib_qp);
  2187. bnxt_ud_qp_hw_stall_workaround(qp);
  2188. spin_unlock_irqrestore(&qp->sq_lock, flags);
  2189. return rc;
  2190. }
  2191. static int bnxt_re_post_recv_shadow_qp(struct bnxt_re_dev *rdev,
  2192. struct bnxt_re_qp *qp,
  2193. const struct ib_recv_wr *wr)
  2194. {
  2195. struct bnxt_qplib_swqe wqe;
  2196. int rc = 0;
  2197. memset(&wqe, 0, sizeof(wqe));
  2198. while (wr) {
  2199. /* House keeping */
  2200. memset(&wqe, 0, sizeof(wqe));
  2201. /* Common */
  2202. wqe.num_sge = wr->num_sge;
  2203. if (wr->num_sge > qp->qplib_qp.rq.max_sge) {
  2204. dev_err(rdev_to_dev(rdev),
  2205. "Limit exceeded for Receive SGEs");
  2206. rc = -EINVAL;
  2207. break;
  2208. }
  2209. bnxt_re_build_sgl(wr->sg_list, wqe.sg_list, wr->num_sge);
  2210. wqe.wr_id = wr->wr_id;
  2211. wqe.type = BNXT_QPLIB_SWQE_TYPE_RECV;
  2212. rc = bnxt_qplib_post_recv(&qp->qplib_qp, &wqe);
  2213. if (rc)
  2214. break;
  2215. wr = wr->next;
  2216. }
  2217. if (!rc)
  2218. bnxt_qplib_post_recv_db(&qp->qplib_qp);
  2219. return rc;
  2220. }
  2221. int bnxt_re_post_recv(struct ib_qp *ib_qp, const struct ib_recv_wr *wr,
  2222. const struct ib_recv_wr **bad_wr)
  2223. {
  2224. struct bnxt_re_qp *qp = container_of(ib_qp, struct bnxt_re_qp, ib_qp);
  2225. struct bnxt_qplib_swqe wqe;
  2226. int rc = 0, payload_sz = 0;
  2227. unsigned long flags;
  2228. u32 count = 0;
  2229. spin_lock_irqsave(&qp->rq_lock, flags);
  2230. while (wr) {
  2231. /* House keeping */
  2232. memset(&wqe, 0, sizeof(wqe));
  2233. /* Common */
  2234. wqe.num_sge = wr->num_sge;
  2235. if (wr->num_sge > qp->qplib_qp.rq.max_sge) {
  2236. dev_err(rdev_to_dev(qp->rdev),
  2237. "Limit exceeded for Receive SGEs");
  2238. rc = -EINVAL;
  2239. *bad_wr = wr;
  2240. break;
  2241. }
  2242. payload_sz = bnxt_re_build_sgl(wr->sg_list, wqe.sg_list,
  2243. wr->num_sge);
  2244. wqe.wr_id = wr->wr_id;
  2245. wqe.type = BNXT_QPLIB_SWQE_TYPE_RECV;
  2246. if (ib_qp->qp_type == IB_QPT_GSI)
  2247. rc = bnxt_re_build_qp1_shadow_qp_recv(qp, wr, &wqe,
  2248. payload_sz);
  2249. if (!rc)
  2250. rc = bnxt_qplib_post_recv(&qp->qplib_qp, &wqe);
  2251. if (rc) {
  2252. *bad_wr = wr;
  2253. break;
  2254. }
  2255. /* Ring DB if the RQEs posted reaches a threshold value */
  2256. if (++count >= BNXT_RE_RQ_WQE_THRESHOLD) {
  2257. bnxt_qplib_post_recv_db(&qp->qplib_qp);
  2258. count = 0;
  2259. }
  2260. wr = wr->next;
  2261. }
  2262. if (count)
  2263. bnxt_qplib_post_recv_db(&qp->qplib_qp);
  2264. spin_unlock_irqrestore(&qp->rq_lock, flags);
  2265. return rc;
  2266. }
  2267. /* Completion Queues */
  2268. int bnxt_re_destroy_cq(struct ib_cq *ib_cq)
  2269. {
  2270. int rc;
  2271. struct bnxt_re_cq *cq;
  2272. struct bnxt_qplib_nq *nq;
  2273. struct bnxt_re_dev *rdev;
  2274. cq = container_of(ib_cq, struct bnxt_re_cq, ib_cq);
  2275. rdev = cq->rdev;
  2276. nq = cq->qplib_cq.nq;
  2277. rc = bnxt_qplib_destroy_cq(&rdev->qplib_res, &cq->qplib_cq);
  2278. if (rc) {
  2279. dev_err(rdev_to_dev(rdev), "Failed to destroy HW CQ");
  2280. return rc;
  2281. }
  2282. if (!IS_ERR_OR_NULL(cq->umem))
  2283. ib_umem_release(cq->umem);
  2284. atomic_dec(&rdev->cq_count);
  2285. nq->budget--;
  2286. kfree(cq->cql);
  2287. kfree(cq);
  2288. return 0;
  2289. }
  2290. struct ib_cq *bnxt_re_create_cq(struct ib_device *ibdev,
  2291. const struct ib_cq_init_attr *attr,
  2292. struct ib_ucontext *context,
  2293. struct ib_udata *udata)
  2294. {
  2295. struct bnxt_re_dev *rdev = to_bnxt_re_dev(ibdev, ibdev);
  2296. struct bnxt_qplib_dev_attr *dev_attr = &rdev->dev_attr;
  2297. struct bnxt_re_cq *cq = NULL;
  2298. int rc, entries;
  2299. int cqe = attr->cqe;
  2300. struct bnxt_qplib_nq *nq = NULL;
  2301. unsigned int nq_alloc_cnt;
  2302. /* Validate CQ fields */
  2303. if (cqe < 1 || cqe > dev_attr->max_cq_wqes) {
  2304. dev_err(rdev_to_dev(rdev), "Failed to create CQ -max exceeded");
  2305. return ERR_PTR(-EINVAL);
  2306. }
  2307. cq = kzalloc(sizeof(*cq), GFP_KERNEL);
  2308. if (!cq)
  2309. return ERR_PTR(-ENOMEM);
  2310. cq->rdev = rdev;
  2311. cq->qplib_cq.cq_handle = (u64)(unsigned long)(&cq->qplib_cq);
  2312. entries = roundup_pow_of_two(cqe + 1);
  2313. if (entries > dev_attr->max_cq_wqes + 1)
  2314. entries = dev_attr->max_cq_wqes + 1;
  2315. if (context) {
  2316. struct bnxt_re_cq_req req;
  2317. struct bnxt_re_ucontext *uctx = container_of
  2318. (context,
  2319. struct bnxt_re_ucontext,
  2320. ib_uctx);
  2321. if (ib_copy_from_udata(&req, udata, sizeof(req))) {
  2322. rc = -EFAULT;
  2323. goto fail;
  2324. }
  2325. cq->umem = ib_umem_get(context, req.cq_va,
  2326. entries * sizeof(struct cq_base),
  2327. IB_ACCESS_LOCAL_WRITE, 1);
  2328. if (IS_ERR(cq->umem)) {
  2329. rc = PTR_ERR(cq->umem);
  2330. goto fail;
  2331. }
  2332. cq->qplib_cq.sghead = cq->umem->sg_head.sgl;
  2333. cq->qplib_cq.nmap = cq->umem->nmap;
  2334. cq->qplib_cq.dpi = &uctx->dpi;
  2335. } else {
  2336. cq->max_cql = min_t(u32, entries, MAX_CQL_PER_POLL);
  2337. cq->cql = kcalloc(cq->max_cql, sizeof(struct bnxt_qplib_cqe),
  2338. GFP_KERNEL);
  2339. if (!cq->cql) {
  2340. rc = -ENOMEM;
  2341. goto fail;
  2342. }
  2343. cq->qplib_cq.dpi = &rdev->dpi_privileged;
  2344. cq->qplib_cq.sghead = NULL;
  2345. cq->qplib_cq.nmap = 0;
  2346. }
  2347. /*
  2348. * Allocating the NQ in a round robin fashion. nq_alloc_cnt is a
  2349. * used for getting the NQ index.
  2350. */
  2351. nq_alloc_cnt = atomic_inc_return(&rdev->nq_alloc_cnt);
  2352. nq = &rdev->nq[nq_alloc_cnt % (rdev->num_msix - 1)];
  2353. cq->qplib_cq.max_wqe = entries;
  2354. cq->qplib_cq.cnq_hw_ring_id = nq->ring_id;
  2355. cq->qplib_cq.nq = nq;
  2356. rc = bnxt_qplib_create_cq(&rdev->qplib_res, &cq->qplib_cq);
  2357. if (rc) {
  2358. dev_err(rdev_to_dev(rdev), "Failed to create HW CQ");
  2359. goto fail;
  2360. }
  2361. cq->ib_cq.cqe = entries;
  2362. cq->cq_period = cq->qplib_cq.period;
  2363. nq->budget++;
  2364. atomic_inc(&rdev->cq_count);
  2365. spin_lock_init(&cq->cq_lock);
  2366. if (context) {
  2367. struct bnxt_re_cq_resp resp;
  2368. resp.cqid = cq->qplib_cq.id;
  2369. resp.tail = cq->qplib_cq.hwq.cons;
  2370. resp.phase = cq->qplib_cq.period;
  2371. resp.rsvd = 0;
  2372. rc = ib_copy_to_udata(udata, &resp, sizeof(resp));
  2373. if (rc) {
  2374. dev_err(rdev_to_dev(rdev), "Failed to copy CQ udata");
  2375. bnxt_qplib_destroy_cq(&rdev->qplib_res, &cq->qplib_cq);
  2376. goto c2fail;
  2377. }
  2378. }
  2379. return &cq->ib_cq;
  2380. c2fail:
  2381. if (context)
  2382. ib_umem_release(cq->umem);
  2383. fail:
  2384. kfree(cq->cql);
  2385. kfree(cq);
  2386. return ERR_PTR(rc);
  2387. }
  2388. static u8 __req_to_ib_wc_status(u8 qstatus)
  2389. {
  2390. switch (qstatus) {
  2391. case CQ_REQ_STATUS_OK:
  2392. return IB_WC_SUCCESS;
  2393. case CQ_REQ_STATUS_BAD_RESPONSE_ERR:
  2394. return IB_WC_BAD_RESP_ERR;
  2395. case CQ_REQ_STATUS_LOCAL_LENGTH_ERR:
  2396. return IB_WC_LOC_LEN_ERR;
  2397. case CQ_REQ_STATUS_LOCAL_QP_OPERATION_ERR:
  2398. return IB_WC_LOC_QP_OP_ERR;
  2399. case CQ_REQ_STATUS_LOCAL_PROTECTION_ERR:
  2400. return IB_WC_LOC_PROT_ERR;
  2401. case CQ_REQ_STATUS_MEMORY_MGT_OPERATION_ERR:
  2402. return IB_WC_GENERAL_ERR;
  2403. case CQ_REQ_STATUS_REMOTE_INVALID_REQUEST_ERR:
  2404. return IB_WC_REM_INV_REQ_ERR;
  2405. case CQ_REQ_STATUS_REMOTE_ACCESS_ERR:
  2406. return IB_WC_REM_ACCESS_ERR;
  2407. case CQ_REQ_STATUS_REMOTE_OPERATION_ERR:
  2408. return IB_WC_REM_OP_ERR;
  2409. case CQ_REQ_STATUS_RNR_NAK_RETRY_CNT_ERR:
  2410. return IB_WC_RNR_RETRY_EXC_ERR;
  2411. case CQ_REQ_STATUS_TRANSPORT_RETRY_CNT_ERR:
  2412. return IB_WC_RETRY_EXC_ERR;
  2413. case CQ_REQ_STATUS_WORK_REQUEST_FLUSHED_ERR:
  2414. return IB_WC_WR_FLUSH_ERR;
  2415. default:
  2416. return IB_WC_GENERAL_ERR;
  2417. }
  2418. return 0;
  2419. }
  2420. static u8 __rawqp1_to_ib_wc_status(u8 qstatus)
  2421. {
  2422. switch (qstatus) {
  2423. case CQ_RES_RAWETH_QP1_STATUS_OK:
  2424. return IB_WC_SUCCESS;
  2425. case CQ_RES_RAWETH_QP1_STATUS_LOCAL_ACCESS_ERROR:
  2426. return IB_WC_LOC_ACCESS_ERR;
  2427. case CQ_RES_RAWETH_QP1_STATUS_HW_LOCAL_LENGTH_ERR:
  2428. return IB_WC_LOC_LEN_ERR;
  2429. case CQ_RES_RAWETH_QP1_STATUS_LOCAL_PROTECTION_ERR:
  2430. return IB_WC_LOC_PROT_ERR;
  2431. case CQ_RES_RAWETH_QP1_STATUS_LOCAL_QP_OPERATION_ERR:
  2432. return IB_WC_LOC_QP_OP_ERR;
  2433. case CQ_RES_RAWETH_QP1_STATUS_MEMORY_MGT_OPERATION_ERR:
  2434. return IB_WC_GENERAL_ERR;
  2435. case CQ_RES_RAWETH_QP1_STATUS_WORK_REQUEST_FLUSHED_ERR:
  2436. return IB_WC_WR_FLUSH_ERR;
  2437. case CQ_RES_RAWETH_QP1_STATUS_HW_FLUSH_ERR:
  2438. return IB_WC_WR_FLUSH_ERR;
  2439. default:
  2440. return IB_WC_GENERAL_ERR;
  2441. }
  2442. }
  2443. static u8 __rc_to_ib_wc_status(u8 qstatus)
  2444. {
  2445. switch (qstatus) {
  2446. case CQ_RES_RC_STATUS_OK:
  2447. return IB_WC_SUCCESS;
  2448. case CQ_RES_RC_STATUS_LOCAL_ACCESS_ERROR:
  2449. return IB_WC_LOC_ACCESS_ERR;
  2450. case CQ_RES_RC_STATUS_LOCAL_LENGTH_ERR:
  2451. return IB_WC_LOC_LEN_ERR;
  2452. case CQ_RES_RC_STATUS_LOCAL_PROTECTION_ERR:
  2453. return IB_WC_LOC_PROT_ERR;
  2454. case CQ_RES_RC_STATUS_LOCAL_QP_OPERATION_ERR:
  2455. return IB_WC_LOC_QP_OP_ERR;
  2456. case CQ_RES_RC_STATUS_MEMORY_MGT_OPERATION_ERR:
  2457. return IB_WC_GENERAL_ERR;
  2458. case CQ_RES_RC_STATUS_REMOTE_INVALID_REQUEST_ERR:
  2459. return IB_WC_REM_INV_REQ_ERR;
  2460. case CQ_RES_RC_STATUS_WORK_REQUEST_FLUSHED_ERR:
  2461. return IB_WC_WR_FLUSH_ERR;
  2462. case CQ_RES_RC_STATUS_HW_FLUSH_ERR:
  2463. return IB_WC_WR_FLUSH_ERR;
  2464. default:
  2465. return IB_WC_GENERAL_ERR;
  2466. }
  2467. }
  2468. static void bnxt_re_process_req_wc(struct ib_wc *wc, struct bnxt_qplib_cqe *cqe)
  2469. {
  2470. switch (cqe->type) {
  2471. case BNXT_QPLIB_SWQE_TYPE_SEND:
  2472. wc->opcode = IB_WC_SEND;
  2473. break;
  2474. case BNXT_QPLIB_SWQE_TYPE_SEND_WITH_IMM:
  2475. wc->opcode = IB_WC_SEND;
  2476. wc->wc_flags |= IB_WC_WITH_IMM;
  2477. break;
  2478. case BNXT_QPLIB_SWQE_TYPE_SEND_WITH_INV:
  2479. wc->opcode = IB_WC_SEND;
  2480. wc->wc_flags |= IB_WC_WITH_INVALIDATE;
  2481. break;
  2482. case BNXT_QPLIB_SWQE_TYPE_RDMA_WRITE:
  2483. wc->opcode = IB_WC_RDMA_WRITE;
  2484. break;
  2485. case BNXT_QPLIB_SWQE_TYPE_RDMA_WRITE_WITH_IMM:
  2486. wc->opcode = IB_WC_RDMA_WRITE;
  2487. wc->wc_flags |= IB_WC_WITH_IMM;
  2488. break;
  2489. case BNXT_QPLIB_SWQE_TYPE_RDMA_READ:
  2490. wc->opcode = IB_WC_RDMA_READ;
  2491. break;
  2492. case BNXT_QPLIB_SWQE_TYPE_ATOMIC_CMP_AND_SWP:
  2493. wc->opcode = IB_WC_COMP_SWAP;
  2494. break;
  2495. case BNXT_QPLIB_SWQE_TYPE_ATOMIC_FETCH_AND_ADD:
  2496. wc->opcode = IB_WC_FETCH_ADD;
  2497. break;
  2498. case BNXT_QPLIB_SWQE_TYPE_LOCAL_INV:
  2499. wc->opcode = IB_WC_LOCAL_INV;
  2500. break;
  2501. case BNXT_QPLIB_SWQE_TYPE_REG_MR:
  2502. wc->opcode = IB_WC_REG_MR;
  2503. break;
  2504. default:
  2505. wc->opcode = IB_WC_SEND;
  2506. break;
  2507. }
  2508. wc->status = __req_to_ib_wc_status(cqe->status);
  2509. }
  2510. static int bnxt_re_check_packet_type(u16 raweth_qp1_flags,
  2511. u16 raweth_qp1_flags2)
  2512. {
  2513. bool is_ipv6 = false, is_ipv4 = false;
  2514. /* raweth_qp1_flags Bit 9-6 indicates itype */
  2515. if ((raweth_qp1_flags & CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS_ITYPE_ROCE)
  2516. != CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS_ITYPE_ROCE)
  2517. return -1;
  2518. if (raweth_qp1_flags2 &
  2519. CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_IP_CS_CALC &&
  2520. raweth_qp1_flags2 &
  2521. CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_L4_CS_CALC) {
  2522. /* raweth_qp1_flags2 Bit 8 indicates ip_type. 0-v4 1 - v6 */
  2523. (raweth_qp1_flags2 &
  2524. CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_IP_TYPE) ?
  2525. (is_ipv6 = true) : (is_ipv4 = true);
  2526. return ((is_ipv6) ?
  2527. BNXT_RE_ROCEV2_IPV6_PACKET :
  2528. BNXT_RE_ROCEV2_IPV4_PACKET);
  2529. } else {
  2530. return BNXT_RE_ROCE_V1_PACKET;
  2531. }
  2532. }
  2533. static int bnxt_re_to_ib_nw_type(int nw_type)
  2534. {
  2535. u8 nw_hdr_type = 0xFF;
  2536. switch (nw_type) {
  2537. case BNXT_RE_ROCE_V1_PACKET:
  2538. nw_hdr_type = RDMA_NETWORK_ROCE_V1;
  2539. break;
  2540. case BNXT_RE_ROCEV2_IPV4_PACKET:
  2541. nw_hdr_type = RDMA_NETWORK_IPV4;
  2542. break;
  2543. case BNXT_RE_ROCEV2_IPV6_PACKET:
  2544. nw_hdr_type = RDMA_NETWORK_IPV6;
  2545. break;
  2546. }
  2547. return nw_hdr_type;
  2548. }
  2549. static bool bnxt_re_is_loopback_packet(struct bnxt_re_dev *rdev,
  2550. void *rq_hdr_buf)
  2551. {
  2552. u8 *tmp_buf = NULL;
  2553. struct ethhdr *eth_hdr;
  2554. u16 eth_type;
  2555. bool rc = false;
  2556. tmp_buf = (u8 *)rq_hdr_buf;
  2557. /*
  2558. * If dest mac is not same as I/F mac, this could be a
  2559. * loopback address or multicast address, check whether
  2560. * it is a loopback packet
  2561. */
  2562. if (!ether_addr_equal(tmp_buf, rdev->netdev->dev_addr)) {
  2563. tmp_buf += 4;
  2564. /* Check the ether type */
  2565. eth_hdr = (struct ethhdr *)tmp_buf;
  2566. eth_type = ntohs(eth_hdr->h_proto);
  2567. switch (eth_type) {
  2568. case ETH_P_IBOE:
  2569. rc = true;
  2570. break;
  2571. case ETH_P_IP:
  2572. case ETH_P_IPV6: {
  2573. u32 len;
  2574. struct udphdr *udp_hdr;
  2575. len = (eth_type == ETH_P_IP ? sizeof(struct iphdr) :
  2576. sizeof(struct ipv6hdr));
  2577. tmp_buf += sizeof(struct ethhdr) + len;
  2578. udp_hdr = (struct udphdr *)tmp_buf;
  2579. if (ntohs(udp_hdr->dest) ==
  2580. ROCE_V2_UDP_DPORT)
  2581. rc = true;
  2582. break;
  2583. }
  2584. default:
  2585. break;
  2586. }
  2587. }
  2588. return rc;
  2589. }
  2590. static int bnxt_re_process_raw_qp_pkt_rx(struct bnxt_re_qp *qp1_qp,
  2591. struct bnxt_qplib_cqe *cqe)
  2592. {
  2593. struct bnxt_re_dev *rdev = qp1_qp->rdev;
  2594. struct bnxt_re_sqp_entries *sqp_entry = NULL;
  2595. struct bnxt_re_qp *qp = rdev->qp1_sqp;
  2596. struct ib_send_wr *swr;
  2597. struct ib_ud_wr udwr;
  2598. struct ib_recv_wr rwr;
  2599. int pkt_type = 0;
  2600. u32 tbl_idx;
  2601. void *rq_hdr_buf;
  2602. dma_addr_t rq_hdr_buf_map;
  2603. dma_addr_t shrq_hdr_buf_map;
  2604. u32 offset = 0;
  2605. u32 skip_bytes = 0;
  2606. struct ib_sge s_sge[2];
  2607. struct ib_sge r_sge[2];
  2608. int rc;
  2609. memset(&udwr, 0, sizeof(udwr));
  2610. memset(&rwr, 0, sizeof(rwr));
  2611. memset(&s_sge, 0, sizeof(s_sge));
  2612. memset(&r_sge, 0, sizeof(r_sge));
  2613. swr = &udwr.wr;
  2614. tbl_idx = cqe->wr_id;
  2615. rq_hdr_buf = qp1_qp->qplib_qp.rq_hdr_buf +
  2616. (tbl_idx * qp1_qp->qplib_qp.rq_hdr_buf_size);
  2617. rq_hdr_buf_map = bnxt_qplib_get_qp_buf_from_index(&qp1_qp->qplib_qp,
  2618. tbl_idx);
  2619. /* Shadow QP header buffer */
  2620. shrq_hdr_buf_map = bnxt_qplib_get_qp_buf_from_index(&qp->qplib_qp,
  2621. tbl_idx);
  2622. sqp_entry = &rdev->sqp_tbl[tbl_idx];
  2623. /* Store this cqe */
  2624. memcpy(&sqp_entry->cqe, cqe, sizeof(struct bnxt_qplib_cqe));
  2625. sqp_entry->qp1_qp = qp1_qp;
  2626. /* Find packet type from the cqe */
  2627. pkt_type = bnxt_re_check_packet_type(cqe->raweth_qp1_flags,
  2628. cqe->raweth_qp1_flags2);
  2629. if (pkt_type < 0) {
  2630. dev_err(rdev_to_dev(rdev), "Invalid packet\n");
  2631. return -EINVAL;
  2632. }
  2633. /* Adjust the offset for the user buffer and post in the rq */
  2634. if (pkt_type == BNXT_RE_ROCEV2_IPV4_PACKET)
  2635. offset = 20;
  2636. /*
  2637. * QP1 loopback packet has 4 bytes of internal header before
  2638. * ether header. Skip these four bytes.
  2639. */
  2640. if (bnxt_re_is_loopback_packet(rdev, rq_hdr_buf))
  2641. skip_bytes = 4;
  2642. /* First send SGE . Skip the ether header*/
  2643. s_sge[0].addr = rq_hdr_buf_map + BNXT_QPLIB_MAX_QP1_RQ_ETH_HDR_SIZE
  2644. + skip_bytes;
  2645. s_sge[0].lkey = 0xFFFFFFFF;
  2646. s_sge[0].length = offset ? BNXT_QPLIB_MAX_GRH_HDR_SIZE_IPV4 :
  2647. BNXT_QPLIB_MAX_GRH_HDR_SIZE_IPV6;
  2648. /* Second Send SGE */
  2649. s_sge[1].addr = s_sge[0].addr + s_sge[0].length +
  2650. BNXT_QPLIB_MAX_QP1_RQ_BDETH_HDR_SIZE;
  2651. if (pkt_type != BNXT_RE_ROCE_V1_PACKET)
  2652. s_sge[1].addr += 8;
  2653. s_sge[1].lkey = 0xFFFFFFFF;
  2654. s_sge[1].length = 256;
  2655. /* First recv SGE */
  2656. r_sge[0].addr = shrq_hdr_buf_map;
  2657. r_sge[0].lkey = 0xFFFFFFFF;
  2658. r_sge[0].length = 40;
  2659. r_sge[1].addr = sqp_entry->sge.addr + offset;
  2660. r_sge[1].lkey = sqp_entry->sge.lkey;
  2661. r_sge[1].length = BNXT_QPLIB_MAX_GRH_HDR_SIZE_IPV6 + 256 - offset;
  2662. /* Create receive work request */
  2663. rwr.num_sge = 2;
  2664. rwr.sg_list = r_sge;
  2665. rwr.wr_id = tbl_idx;
  2666. rwr.next = NULL;
  2667. rc = bnxt_re_post_recv_shadow_qp(rdev, qp, &rwr);
  2668. if (rc) {
  2669. dev_err(rdev_to_dev(rdev),
  2670. "Failed to post Rx buffers to shadow QP");
  2671. return -ENOMEM;
  2672. }
  2673. swr->num_sge = 2;
  2674. swr->sg_list = s_sge;
  2675. swr->wr_id = tbl_idx;
  2676. swr->opcode = IB_WR_SEND;
  2677. swr->next = NULL;
  2678. udwr.ah = &rdev->sqp_ah->ib_ah;
  2679. udwr.remote_qpn = rdev->qp1_sqp->qplib_qp.id;
  2680. udwr.remote_qkey = rdev->qp1_sqp->qplib_qp.qkey;
  2681. /* post data received in the send queue */
  2682. rc = bnxt_re_post_send_shadow_qp(rdev, qp, swr);
  2683. return 0;
  2684. }
  2685. static void bnxt_re_process_res_rawqp1_wc(struct ib_wc *wc,
  2686. struct bnxt_qplib_cqe *cqe)
  2687. {
  2688. wc->opcode = IB_WC_RECV;
  2689. wc->status = __rawqp1_to_ib_wc_status(cqe->status);
  2690. wc->wc_flags |= IB_WC_GRH;
  2691. }
  2692. static bool bnxt_re_is_vlan_pkt(struct bnxt_qplib_cqe *orig_cqe,
  2693. u16 *vid, u8 *sl)
  2694. {
  2695. bool ret = false;
  2696. u32 metadata;
  2697. u16 tpid;
  2698. metadata = orig_cqe->raweth_qp1_metadata;
  2699. if (orig_cqe->raweth_qp1_flags2 &
  2700. CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_META_FORMAT_VLAN) {
  2701. tpid = ((metadata &
  2702. CQ_RES_RAWETH_QP1_RAWETH_QP1_METADATA_TPID_MASK) >>
  2703. CQ_RES_RAWETH_QP1_RAWETH_QP1_METADATA_TPID_SFT);
  2704. if (tpid == ETH_P_8021Q) {
  2705. *vid = metadata &
  2706. CQ_RES_RAWETH_QP1_RAWETH_QP1_METADATA_VID_MASK;
  2707. *sl = (metadata &
  2708. CQ_RES_RAWETH_QP1_RAWETH_QP1_METADATA_PRI_MASK) >>
  2709. CQ_RES_RAWETH_QP1_RAWETH_QP1_METADATA_PRI_SFT;
  2710. ret = true;
  2711. }
  2712. }
  2713. return ret;
  2714. }
  2715. static void bnxt_re_process_res_rc_wc(struct ib_wc *wc,
  2716. struct bnxt_qplib_cqe *cqe)
  2717. {
  2718. wc->opcode = IB_WC_RECV;
  2719. wc->status = __rc_to_ib_wc_status(cqe->status);
  2720. if (cqe->flags & CQ_RES_RC_FLAGS_IMM)
  2721. wc->wc_flags |= IB_WC_WITH_IMM;
  2722. if (cqe->flags & CQ_RES_RC_FLAGS_INV)
  2723. wc->wc_flags |= IB_WC_WITH_INVALIDATE;
  2724. if ((cqe->flags & (CQ_RES_RC_FLAGS_RDMA | CQ_RES_RC_FLAGS_IMM)) ==
  2725. (CQ_RES_RC_FLAGS_RDMA | CQ_RES_RC_FLAGS_IMM))
  2726. wc->opcode = IB_WC_RECV_RDMA_WITH_IMM;
  2727. }
  2728. static void bnxt_re_process_res_shadow_qp_wc(struct bnxt_re_qp *qp,
  2729. struct ib_wc *wc,
  2730. struct bnxt_qplib_cqe *cqe)
  2731. {
  2732. struct bnxt_re_dev *rdev = qp->rdev;
  2733. struct bnxt_re_qp *qp1_qp = NULL;
  2734. struct bnxt_qplib_cqe *orig_cqe = NULL;
  2735. struct bnxt_re_sqp_entries *sqp_entry = NULL;
  2736. int nw_type;
  2737. u32 tbl_idx;
  2738. u16 vlan_id;
  2739. u8 sl;
  2740. tbl_idx = cqe->wr_id;
  2741. sqp_entry = &rdev->sqp_tbl[tbl_idx];
  2742. qp1_qp = sqp_entry->qp1_qp;
  2743. orig_cqe = &sqp_entry->cqe;
  2744. wc->wr_id = sqp_entry->wrid;
  2745. wc->byte_len = orig_cqe->length;
  2746. wc->qp = &qp1_qp->ib_qp;
  2747. wc->ex.imm_data = orig_cqe->immdata;
  2748. wc->src_qp = orig_cqe->src_qp;
  2749. memcpy(wc->smac, orig_cqe->smac, ETH_ALEN);
  2750. if (bnxt_re_is_vlan_pkt(orig_cqe, &vlan_id, &sl)) {
  2751. wc->vlan_id = vlan_id;
  2752. wc->sl = sl;
  2753. wc->wc_flags |= IB_WC_WITH_VLAN;
  2754. }
  2755. wc->port_num = 1;
  2756. wc->vendor_err = orig_cqe->status;
  2757. wc->opcode = IB_WC_RECV;
  2758. wc->status = __rawqp1_to_ib_wc_status(orig_cqe->status);
  2759. wc->wc_flags |= IB_WC_GRH;
  2760. nw_type = bnxt_re_check_packet_type(orig_cqe->raweth_qp1_flags,
  2761. orig_cqe->raweth_qp1_flags2);
  2762. if (nw_type >= 0) {
  2763. wc->network_hdr_type = bnxt_re_to_ib_nw_type(nw_type);
  2764. wc->wc_flags |= IB_WC_WITH_NETWORK_HDR_TYPE;
  2765. }
  2766. }
  2767. static void bnxt_re_process_res_ud_wc(struct ib_wc *wc,
  2768. struct bnxt_qplib_cqe *cqe)
  2769. {
  2770. wc->opcode = IB_WC_RECV;
  2771. wc->status = __rc_to_ib_wc_status(cqe->status);
  2772. if (cqe->flags & CQ_RES_RC_FLAGS_IMM)
  2773. wc->wc_flags |= IB_WC_WITH_IMM;
  2774. if (cqe->flags & CQ_RES_RC_FLAGS_INV)
  2775. wc->wc_flags |= IB_WC_WITH_INVALIDATE;
  2776. if ((cqe->flags & (CQ_RES_RC_FLAGS_RDMA | CQ_RES_RC_FLAGS_IMM)) ==
  2777. (CQ_RES_RC_FLAGS_RDMA | CQ_RES_RC_FLAGS_IMM))
  2778. wc->opcode = IB_WC_RECV_RDMA_WITH_IMM;
  2779. }
  2780. static int send_phantom_wqe(struct bnxt_re_qp *qp)
  2781. {
  2782. struct bnxt_qplib_qp *lib_qp = &qp->qplib_qp;
  2783. unsigned long flags;
  2784. int rc = 0;
  2785. spin_lock_irqsave(&qp->sq_lock, flags);
  2786. rc = bnxt_re_bind_fence_mw(lib_qp);
  2787. if (!rc) {
  2788. lib_qp->sq.phantom_wqe_cnt++;
  2789. dev_dbg(&lib_qp->sq.hwq.pdev->dev,
  2790. "qp %#x sq->prod %#x sw_prod %#x phantom_wqe_cnt %d\n",
  2791. lib_qp->id, lib_qp->sq.hwq.prod,
  2792. HWQ_CMP(lib_qp->sq.hwq.prod, &lib_qp->sq.hwq),
  2793. lib_qp->sq.phantom_wqe_cnt);
  2794. }
  2795. spin_unlock_irqrestore(&qp->sq_lock, flags);
  2796. return rc;
  2797. }
  2798. int bnxt_re_poll_cq(struct ib_cq *ib_cq, int num_entries, struct ib_wc *wc)
  2799. {
  2800. struct bnxt_re_cq *cq = container_of(ib_cq, struct bnxt_re_cq, ib_cq);
  2801. struct bnxt_re_qp *qp;
  2802. struct bnxt_qplib_cqe *cqe;
  2803. int i, ncqe, budget;
  2804. struct bnxt_qplib_q *sq;
  2805. struct bnxt_qplib_qp *lib_qp;
  2806. u32 tbl_idx;
  2807. struct bnxt_re_sqp_entries *sqp_entry = NULL;
  2808. unsigned long flags;
  2809. spin_lock_irqsave(&cq->cq_lock, flags);
  2810. budget = min_t(u32, num_entries, cq->max_cql);
  2811. num_entries = budget;
  2812. if (!cq->cql) {
  2813. dev_err(rdev_to_dev(cq->rdev), "POLL CQ : no CQL to use");
  2814. goto exit;
  2815. }
  2816. cqe = &cq->cql[0];
  2817. while (budget) {
  2818. lib_qp = NULL;
  2819. ncqe = bnxt_qplib_poll_cq(&cq->qplib_cq, cqe, budget, &lib_qp);
  2820. if (lib_qp) {
  2821. sq = &lib_qp->sq;
  2822. if (sq->send_phantom) {
  2823. qp = container_of(lib_qp,
  2824. struct bnxt_re_qp, qplib_qp);
  2825. if (send_phantom_wqe(qp) == -ENOMEM)
  2826. dev_err(rdev_to_dev(cq->rdev),
  2827. "Phantom failed! Scheduled to send again\n");
  2828. else
  2829. sq->send_phantom = false;
  2830. }
  2831. }
  2832. if (ncqe < budget)
  2833. ncqe += bnxt_qplib_process_flush_list(&cq->qplib_cq,
  2834. cqe + ncqe,
  2835. budget - ncqe);
  2836. if (!ncqe)
  2837. break;
  2838. for (i = 0; i < ncqe; i++, cqe++) {
  2839. /* Transcribe each qplib_wqe back to ib_wc */
  2840. memset(wc, 0, sizeof(*wc));
  2841. wc->wr_id = cqe->wr_id;
  2842. wc->byte_len = cqe->length;
  2843. qp = container_of
  2844. ((struct bnxt_qplib_qp *)
  2845. (unsigned long)(cqe->qp_handle),
  2846. struct bnxt_re_qp, qplib_qp);
  2847. if (!qp) {
  2848. dev_err(rdev_to_dev(cq->rdev),
  2849. "POLL CQ : bad QP handle");
  2850. continue;
  2851. }
  2852. wc->qp = &qp->ib_qp;
  2853. wc->ex.imm_data = cqe->immdata;
  2854. wc->src_qp = cqe->src_qp;
  2855. memcpy(wc->smac, cqe->smac, ETH_ALEN);
  2856. wc->port_num = 1;
  2857. wc->vendor_err = cqe->status;
  2858. switch (cqe->opcode) {
  2859. case CQ_BASE_CQE_TYPE_REQ:
  2860. if (qp->qplib_qp.id ==
  2861. qp->rdev->qp1_sqp->qplib_qp.id) {
  2862. /* Handle this completion with
  2863. * the stored completion
  2864. */
  2865. memset(wc, 0, sizeof(*wc));
  2866. continue;
  2867. }
  2868. bnxt_re_process_req_wc(wc, cqe);
  2869. break;
  2870. case CQ_BASE_CQE_TYPE_RES_RAWETH_QP1:
  2871. if (!cqe->status) {
  2872. int rc = 0;
  2873. rc = bnxt_re_process_raw_qp_pkt_rx
  2874. (qp, cqe);
  2875. if (!rc) {
  2876. memset(wc, 0, sizeof(*wc));
  2877. continue;
  2878. }
  2879. cqe->status = -1;
  2880. }
  2881. /* Errors need not be looped back.
  2882. * But change the wr_id to the one
  2883. * stored in the table
  2884. */
  2885. tbl_idx = cqe->wr_id;
  2886. sqp_entry = &cq->rdev->sqp_tbl[tbl_idx];
  2887. wc->wr_id = sqp_entry->wrid;
  2888. bnxt_re_process_res_rawqp1_wc(wc, cqe);
  2889. break;
  2890. case CQ_BASE_CQE_TYPE_RES_RC:
  2891. bnxt_re_process_res_rc_wc(wc, cqe);
  2892. break;
  2893. case CQ_BASE_CQE_TYPE_RES_UD:
  2894. if (qp->qplib_qp.id ==
  2895. qp->rdev->qp1_sqp->qplib_qp.id) {
  2896. /* Handle this completion with
  2897. * the stored completion
  2898. */
  2899. if (cqe->status) {
  2900. continue;
  2901. } else {
  2902. bnxt_re_process_res_shadow_qp_wc
  2903. (qp, wc, cqe);
  2904. break;
  2905. }
  2906. }
  2907. bnxt_re_process_res_ud_wc(wc, cqe);
  2908. break;
  2909. default:
  2910. dev_err(rdev_to_dev(cq->rdev),
  2911. "POLL CQ : type 0x%x not handled",
  2912. cqe->opcode);
  2913. continue;
  2914. }
  2915. wc++;
  2916. budget--;
  2917. }
  2918. }
  2919. exit:
  2920. spin_unlock_irqrestore(&cq->cq_lock, flags);
  2921. return num_entries - budget;
  2922. }
  2923. int bnxt_re_req_notify_cq(struct ib_cq *ib_cq,
  2924. enum ib_cq_notify_flags ib_cqn_flags)
  2925. {
  2926. struct bnxt_re_cq *cq = container_of(ib_cq, struct bnxt_re_cq, ib_cq);
  2927. int type = 0, rc = 0;
  2928. unsigned long flags;
  2929. spin_lock_irqsave(&cq->cq_lock, flags);
  2930. /* Trigger on the very next completion */
  2931. if (ib_cqn_flags & IB_CQ_NEXT_COMP)
  2932. type = DBR_DBR_TYPE_CQ_ARMALL;
  2933. /* Trigger on the next solicited completion */
  2934. else if (ib_cqn_flags & IB_CQ_SOLICITED)
  2935. type = DBR_DBR_TYPE_CQ_ARMSE;
  2936. /* Poll to see if there are missed events */
  2937. if ((ib_cqn_flags & IB_CQ_REPORT_MISSED_EVENTS) &&
  2938. !(bnxt_qplib_is_cq_empty(&cq->qplib_cq))) {
  2939. rc = 1;
  2940. goto exit;
  2941. }
  2942. bnxt_qplib_req_notify_cq(&cq->qplib_cq, type);
  2943. exit:
  2944. spin_unlock_irqrestore(&cq->cq_lock, flags);
  2945. return rc;
  2946. }
  2947. /* Memory Regions */
  2948. struct ib_mr *bnxt_re_get_dma_mr(struct ib_pd *ib_pd, int mr_access_flags)
  2949. {
  2950. struct bnxt_re_pd *pd = container_of(ib_pd, struct bnxt_re_pd, ib_pd);
  2951. struct bnxt_re_dev *rdev = pd->rdev;
  2952. struct bnxt_re_mr *mr;
  2953. u64 pbl = 0;
  2954. int rc;
  2955. mr = kzalloc(sizeof(*mr), GFP_KERNEL);
  2956. if (!mr)
  2957. return ERR_PTR(-ENOMEM);
  2958. mr->rdev = rdev;
  2959. mr->qplib_mr.pd = &pd->qplib_pd;
  2960. mr->qplib_mr.flags = __from_ib_access_flags(mr_access_flags);
  2961. mr->qplib_mr.type = CMDQ_ALLOCATE_MRW_MRW_FLAGS_PMR;
  2962. /* Allocate and register 0 as the address */
  2963. rc = bnxt_qplib_alloc_mrw(&rdev->qplib_res, &mr->qplib_mr);
  2964. if (rc)
  2965. goto fail;
  2966. mr->qplib_mr.hwq.level = PBL_LVL_MAX;
  2967. mr->qplib_mr.total_size = -1; /* Infinte length */
  2968. rc = bnxt_qplib_reg_mr(&rdev->qplib_res, &mr->qplib_mr, &pbl, 0, false,
  2969. PAGE_SIZE);
  2970. if (rc)
  2971. goto fail_mr;
  2972. mr->ib_mr.lkey = mr->qplib_mr.lkey;
  2973. if (mr_access_flags & (IB_ACCESS_REMOTE_WRITE | IB_ACCESS_REMOTE_READ |
  2974. IB_ACCESS_REMOTE_ATOMIC))
  2975. mr->ib_mr.rkey = mr->ib_mr.lkey;
  2976. atomic_inc(&rdev->mr_count);
  2977. return &mr->ib_mr;
  2978. fail_mr:
  2979. bnxt_qplib_free_mrw(&rdev->qplib_res, &mr->qplib_mr);
  2980. fail:
  2981. kfree(mr);
  2982. return ERR_PTR(rc);
  2983. }
  2984. int bnxt_re_dereg_mr(struct ib_mr *ib_mr)
  2985. {
  2986. struct bnxt_re_mr *mr = container_of(ib_mr, struct bnxt_re_mr, ib_mr);
  2987. struct bnxt_re_dev *rdev = mr->rdev;
  2988. int rc;
  2989. rc = bnxt_qplib_free_mrw(&rdev->qplib_res, &mr->qplib_mr);
  2990. if (rc)
  2991. dev_err(rdev_to_dev(rdev), "Dereg MR failed: %#x\n", rc);
  2992. if (mr->pages) {
  2993. rc = bnxt_qplib_free_fast_reg_page_list(&rdev->qplib_res,
  2994. &mr->qplib_frpl);
  2995. kfree(mr->pages);
  2996. mr->npages = 0;
  2997. mr->pages = NULL;
  2998. }
  2999. if (!IS_ERR_OR_NULL(mr->ib_umem))
  3000. ib_umem_release(mr->ib_umem);
  3001. kfree(mr);
  3002. atomic_dec(&rdev->mr_count);
  3003. return rc;
  3004. }
  3005. static int bnxt_re_set_page(struct ib_mr *ib_mr, u64 addr)
  3006. {
  3007. struct bnxt_re_mr *mr = container_of(ib_mr, struct bnxt_re_mr, ib_mr);
  3008. if (unlikely(mr->npages == mr->qplib_frpl.max_pg_ptrs))
  3009. return -ENOMEM;
  3010. mr->pages[mr->npages++] = addr;
  3011. return 0;
  3012. }
  3013. int bnxt_re_map_mr_sg(struct ib_mr *ib_mr, struct scatterlist *sg, int sg_nents,
  3014. unsigned int *sg_offset)
  3015. {
  3016. struct bnxt_re_mr *mr = container_of(ib_mr, struct bnxt_re_mr, ib_mr);
  3017. mr->npages = 0;
  3018. return ib_sg_to_pages(ib_mr, sg, sg_nents, sg_offset, bnxt_re_set_page);
  3019. }
  3020. struct ib_mr *bnxt_re_alloc_mr(struct ib_pd *ib_pd, enum ib_mr_type type,
  3021. u32 max_num_sg)
  3022. {
  3023. struct bnxt_re_pd *pd = container_of(ib_pd, struct bnxt_re_pd, ib_pd);
  3024. struct bnxt_re_dev *rdev = pd->rdev;
  3025. struct bnxt_re_mr *mr = NULL;
  3026. int rc;
  3027. if (type != IB_MR_TYPE_MEM_REG) {
  3028. dev_dbg(rdev_to_dev(rdev), "MR type 0x%x not supported", type);
  3029. return ERR_PTR(-EINVAL);
  3030. }
  3031. if (max_num_sg > MAX_PBL_LVL_1_PGS)
  3032. return ERR_PTR(-EINVAL);
  3033. mr = kzalloc(sizeof(*mr), GFP_KERNEL);
  3034. if (!mr)
  3035. return ERR_PTR(-ENOMEM);
  3036. mr->rdev = rdev;
  3037. mr->qplib_mr.pd = &pd->qplib_pd;
  3038. mr->qplib_mr.flags = BNXT_QPLIB_FR_PMR;
  3039. mr->qplib_mr.type = CMDQ_ALLOCATE_MRW_MRW_FLAGS_PMR;
  3040. rc = bnxt_qplib_alloc_mrw(&rdev->qplib_res, &mr->qplib_mr);
  3041. if (rc)
  3042. goto bail;
  3043. mr->ib_mr.lkey = mr->qplib_mr.lkey;
  3044. mr->ib_mr.rkey = mr->ib_mr.lkey;
  3045. mr->pages = kcalloc(max_num_sg, sizeof(u64), GFP_KERNEL);
  3046. if (!mr->pages) {
  3047. rc = -ENOMEM;
  3048. goto fail;
  3049. }
  3050. rc = bnxt_qplib_alloc_fast_reg_page_list(&rdev->qplib_res,
  3051. &mr->qplib_frpl, max_num_sg);
  3052. if (rc) {
  3053. dev_err(rdev_to_dev(rdev),
  3054. "Failed to allocate HW FR page list");
  3055. goto fail_mr;
  3056. }
  3057. atomic_inc(&rdev->mr_count);
  3058. return &mr->ib_mr;
  3059. fail_mr:
  3060. kfree(mr->pages);
  3061. fail:
  3062. bnxt_qplib_free_mrw(&rdev->qplib_res, &mr->qplib_mr);
  3063. bail:
  3064. kfree(mr);
  3065. return ERR_PTR(rc);
  3066. }
  3067. struct ib_mw *bnxt_re_alloc_mw(struct ib_pd *ib_pd, enum ib_mw_type type,
  3068. struct ib_udata *udata)
  3069. {
  3070. struct bnxt_re_pd *pd = container_of(ib_pd, struct bnxt_re_pd, ib_pd);
  3071. struct bnxt_re_dev *rdev = pd->rdev;
  3072. struct bnxt_re_mw *mw;
  3073. int rc;
  3074. mw = kzalloc(sizeof(*mw), GFP_KERNEL);
  3075. if (!mw)
  3076. return ERR_PTR(-ENOMEM);
  3077. mw->rdev = rdev;
  3078. mw->qplib_mw.pd = &pd->qplib_pd;
  3079. mw->qplib_mw.type = (type == IB_MW_TYPE_1 ?
  3080. CMDQ_ALLOCATE_MRW_MRW_FLAGS_MW_TYPE1 :
  3081. CMDQ_ALLOCATE_MRW_MRW_FLAGS_MW_TYPE2B);
  3082. rc = bnxt_qplib_alloc_mrw(&rdev->qplib_res, &mw->qplib_mw);
  3083. if (rc) {
  3084. dev_err(rdev_to_dev(rdev), "Allocate MW failed!");
  3085. goto fail;
  3086. }
  3087. mw->ib_mw.rkey = mw->qplib_mw.rkey;
  3088. atomic_inc(&rdev->mw_count);
  3089. return &mw->ib_mw;
  3090. fail:
  3091. kfree(mw);
  3092. return ERR_PTR(rc);
  3093. }
  3094. int bnxt_re_dealloc_mw(struct ib_mw *ib_mw)
  3095. {
  3096. struct bnxt_re_mw *mw = container_of(ib_mw, struct bnxt_re_mw, ib_mw);
  3097. struct bnxt_re_dev *rdev = mw->rdev;
  3098. int rc;
  3099. rc = bnxt_qplib_free_mrw(&rdev->qplib_res, &mw->qplib_mw);
  3100. if (rc) {
  3101. dev_err(rdev_to_dev(rdev), "Free MW failed: %#x\n", rc);
  3102. return rc;
  3103. }
  3104. kfree(mw);
  3105. atomic_dec(&rdev->mw_count);
  3106. return rc;
  3107. }
  3108. static int bnxt_re_page_size_ok(int page_shift)
  3109. {
  3110. switch (page_shift) {
  3111. case CMDQ_REGISTER_MR_LOG2_PBL_PG_SIZE_PG_4K:
  3112. case CMDQ_REGISTER_MR_LOG2_PBL_PG_SIZE_PG_8K:
  3113. case CMDQ_REGISTER_MR_LOG2_PBL_PG_SIZE_PG_64K:
  3114. case CMDQ_REGISTER_MR_LOG2_PBL_PG_SIZE_PG_2M:
  3115. case CMDQ_REGISTER_MR_LOG2_PBL_PG_SIZE_PG_256K:
  3116. case CMDQ_REGISTER_MR_LOG2_PBL_PG_SIZE_PG_1M:
  3117. case CMDQ_REGISTER_MR_LOG2_PBL_PG_SIZE_PG_4M:
  3118. case CMDQ_REGISTER_MR_LOG2_PBL_PG_SIZE_PG_1G:
  3119. return 1;
  3120. default:
  3121. return 0;
  3122. }
  3123. }
  3124. static int fill_umem_pbl_tbl(struct ib_umem *umem, u64 *pbl_tbl_orig,
  3125. int page_shift)
  3126. {
  3127. u64 *pbl_tbl = pbl_tbl_orig;
  3128. u64 paddr;
  3129. u64 page_mask = (1ULL << page_shift) - 1;
  3130. int i, pages;
  3131. struct scatterlist *sg;
  3132. int entry;
  3133. for_each_sg(umem->sg_head.sgl, sg, umem->nmap, entry) {
  3134. pages = sg_dma_len(sg) >> PAGE_SHIFT;
  3135. for (i = 0; i < pages; i++) {
  3136. paddr = sg_dma_address(sg) + (i << PAGE_SHIFT);
  3137. if (pbl_tbl == pbl_tbl_orig)
  3138. *pbl_tbl++ = paddr & ~page_mask;
  3139. else if ((paddr & page_mask) == 0)
  3140. *pbl_tbl++ = paddr;
  3141. }
  3142. }
  3143. return pbl_tbl - pbl_tbl_orig;
  3144. }
  3145. /* uverbs */
  3146. struct ib_mr *bnxt_re_reg_user_mr(struct ib_pd *ib_pd, u64 start, u64 length,
  3147. u64 virt_addr, int mr_access_flags,
  3148. struct ib_udata *udata)
  3149. {
  3150. struct bnxt_re_pd *pd = container_of(ib_pd, struct bnxt_re_pd, ib_pd);
  3151. struct bnxt_re_dev *rdev = pd->rdev;
  3152. struct bnxt_re_mr *mr;
  3153. struct ib_umem *umem;
  3154. u64 *pbl_tbl = NULL;
  3155. int umem_pgs, page_shift, rc;
  3156. if (length > BNXT_RE_MAX_MR_SIZE) {
  3157. dev_err(rdev_to_dev(rdev), "MR Size: %lld > Max supported:%lld\n",
  3158. length, BNXT_RE_MAX_MR_SIZE);
  3159. return ERR_PTR(-ENOMEM);
  3160. }
  3161. mr = kzalloc(sizeof(*mr), GFP_KERNEL);
  3162. if (!mr)
  3163. return ERR_PTR(-ENOMEM);
  3164. mr->rdev = rdev;
  3165. mr->qplib_mr.pd = &pd->qplib_pd;
  3166. mr->qplib_mr.flags = __from_ib_access_flags(mr_access_flags);
  3167. mr->qplib_mr.type = CMDQ_ALLOCATE_MRW_MRW_FLAGS_MR;
  3168. rc = bnxt_qplib_alloc_mrw(&rdev->qplib_res, &mr->qplib_mr);
  3169. if (rc) {
  3170. dev_err(rdev_to_dev(rdev), "Failed to allocate MR");
  3171. goto free_mr;
  3172. }
  3173. /* The fixed portion of the rkey is the same as the lkey */
  3174. mr->ib_mr.rkey = mr->qplib_mr.rkey;
  3175. umem = ib_umem_get(ib_pd->uobject->context, start, length,
  3176. mr_access_flags, 0);
  3177. if (IS_ERR(umem)) {
  3178. dev_err(rdev_to_dev(rdev), "Failed to get umem");
  3179. rc = -EFAULT;
  3180. goto free_mrw;
  3181. }
  3182. mr->ib_umem = umem;
  3183. mr->qplib_mr.va = virt_addr;
  3184. umem_pgs = ib_umem_page_count(umem);
  3185. if (!umem_pgs) {
  3186. dev_err(rdev_to_dev(rdev), "umem is invalid!");
  3187. rc = -EINVAL;
  3188. goto free_umem;
  3189. }
  3190. mr->qplib_mr.total_size = length;
  3191. pbl_tbl = kcalloc(umem_pgs, sizeof(u64 *), GFP_KERNEL);
  3192. if (!pbl_tbl) {
  3193. rc = -ENOMEM;
  3194. goto free_umem;
  3195. }
  3196. page_shift = umem->page_shift;
  3197. if (!bnxt_re_page_size_ok(page_shift)) {
  3198. dev_err(rdev_to_dev(rdev), "umem page size unsupported!");
  3199. rc = -EFAULT;
  3200. goto fail;
  3201. }
  3202. if (!umem->hugetlb && length > BNXT_RE_MAX_MR_SIZE_LOW) {
  3203. dev_err(rdev_to_dev(rdev), "Requested MR Sz:%llu Max sup:%llu",
  3204. length, (u64)BNXT_RE_MAX_MR_SIZE_LOW);
  3205. rc = -EINVAL;
  3206. goto fail;
  3207. }
  3208. if (umem->hugetlb && length > BNXT_RE_PAGE_SIZE_2M) {
  3209. page_shift = BNXT_RE_PAGE_SHIFT_2M;
  3210. dev_warn(rdev_to_dev(rdev), "umem hugetlb set page_size %x",
  3211. 1 << page_shift);
  3212. }
  3213. /* Map umem buf ptrs to the PBL */
  3214. umem_pgs = fill_umem_pbl_tbl(umem, pbl_tbl, page_shift);
  3215. rc = bnxt_qplib_reg_mr(&rdev->qplib_res, &mr->qplib_mr, pbl_tbl,
  3216. umem_pgs, false, 1 << page_shift);
  3217. if (rc) {
  3218. dev_err(rdev_to_dev(rdev), "Failed to register user MR");
  3219. goto fail;
  3220. }
  3221. kfree(pbl_tbl);
  3222. mr->ib_mr.lkey = mr->qplib_mr.lkey;
  3223. mr->ib_mr.rkey = mr->qplib_mr.lkey;
  3224. atomic_inc(&rdev->mr_count);
  3225. return &mr->ib_mr;
  3226. fail:
  3227. kfree(pbl_tbl);
  3228. free_umem:
  3229. ib_umem_release(umem);
  3230. free_mrw:
  3231. bnxt_qplib_free_mrw(&rdev->qplib_res, &mr->qplib_mr);
  3232. free_mr:
  3233. kfree(mr);
  3234. return ERR_PTR(rc);
  3235. }
  3236. struct ib_ucontext *bnxt_re_alloc_ucontext(struct ib_device *ibdev,
  3237. struct ib_udata *udata)
  3238. {
  3239. struct bnxt_re_dev *rdev = to_bnxt_re_dev(ibdev, ibdev);
  3240. struct bnxt_re_uctx_resp resp;
  3241. struct bnxt_re_ucontext *uctx;
  3242. struct bnxt_qplib_dev_attr *dev_attr = &rdev->dev_attr;
  3243. int rc;
  3244. dev_dbg(rdev_to_dev(rdev), "ABI version requested %d",
  3245. ibdev->uverbs_abi_ver);
  3246. if (ibdev->uverbs_abi_ver != BNXT_RE_ABI_VERSION) {
  3247. dev_dbg(rdev_to_dev(rdev), " is different from the device %d ",
  3248. BNXT_RE_ABI_VERSION);
  3249. return ERR_PTR(-EPERM);
  3250. }
  3251. uctx = kzalloc(sizeof(*uctx), GFP_KERNEL);
  3252. if (!uctx)
  3253. return ERR_PTR(-ENOMEM);
  3254. uctx->rdev = rdev;
  3255. uctx->shpg = (void *)__get_free_page(GFP_KERNEL);
  3256. if (!uctx->shpg) {
  3257. rc = -ENOMEM;
  3258. goto fail;
  3259. }
  3260. spin_lock_init(&uctx->sh_lock);
  3261. resp.dev_id = rdev->en_dev->pdev->devfn; /*Temp, Use idr_alloc instead*/
  3262. resp.max_qp = rdev->qplib_ctx.qpc_count;
  3263. resp.pg_size = PAGE_SIZE;
  3264. resp.cqe_sz = sizeof(struct cq_base);
  3265. resp.max_cqd = dev_attr->max_cq_wqes;
  3266. resp.rsvd = 0;
  3267. rc = ib_copy_to_udata(udata, &resp, sizeof(resp));
  3268. if (rc) {
  3269. dev_err(rdev_to_dev(rdev), "Failed to copy user context");
  3270. rc = -EFAULT;
  3271. goto cfail;
  3272. }
  3273. return &uctx->ib_uctx;
  3274. cfail:
  3275. free_page((unsigned long)uctx->shpg);
  3276. uctx->shpg = NULL;
  3277. fail:
  3278. kfree(uctx);
  3279. return ERR_PTR(rc);
  3280. }
  3281. int bnxt_re_dealloc_ucontext(struct ib_ucontext *ib_uctx)
  3282. {
  3283. struct bnxt_re_ucontext *uctx = container_of(ib_uctx,
  3284. struct bnxt_re_ucontext,
  3285. ib_uctx);
  3286. struct bnxt_re_dev *rdev = uctx->rdev;
  3287. int rc = 0;
  3288. if (uctx->shpg)
  3289. free_page((unsigned long)uctx->shpg);
  3290. if (uctx->dpi.dbr) {
  3291. /* Free DPI only if this is the first PD allocated by the
  3292. * application and mark the context dpi as NULL
  3293. */
  3294. rc = bnxt_qplib_dealloc_dpi(&rdev->qplib_res,
  3295. &rdev->qplib_res.dpi_tbl,
  3296. &uctx->dpi);
  3297. if (rc)
  3298. dev_err(rdev_to_dev(rdev), "Deallocate HW DPI failed!");
  3299. /* Don't fail, continue*/
  3300. uctx->dpi.dbr = NULL;
  3301. }
  3302. kfree(uctx);
  3303. return 0;
  3304. }
  3305. /* Helper function to mmap the virtual memory from user app */
  3306. int bnxt_re_mmap(struct ib_ucontext *ib_uctx, struct vm_area_struct *vma)
  3307. {
  3308. struct bnxt_re_ucontext *uctx = container_of(ib_uctx,
  3309. struct bnxt_re_ucontext,
  3310. ib_uctx);
  3311. struct bnxt_re_dev *rdev = uctx->rdev;
  3312. u64 pfn;
  3313. if (vma->vm_end - vma->vm_start != PAGE_SIZE)
  3314. return -EINVAL;
  3315. if (vma->vm_pgoff) {
  3316. vma->vm_page_prot = pgprot_noncached(vma->vm_page_prot);
  3317. if (io_remap_pfn_range(vma, vma->vm_start, vma->vm_pgoff,
  3318. PAGE_SIZE, vma->vm_page_prot)) {
  3319. dev_err(rdev_to_dev(rdev), "Failed to map DPI");
  3320. return -EAGAIN;
  3321. }
  3322. } else {
  3323. pfn = virt_to_phys(uctx->shpg) >> PAGE_SHIFT;
  3324. if (remap_pfn_range(vma, vma->vm_start,
  3325. pfn, PAGE_SIZE, vma->vm_page_prot)) {
  3326. dev_err(rdev_to_dev(rdev),
  3327. "Failed to map shared page");
  3328. return -EAGAIN;
  3329. }
  3330. }
  3331. return 0;
  3332. }