intel_atomic_plane.c 7.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243
  1. /*
  2. * Copyright © 2014 Intel Corporation
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice (including the next
  12. * paragraph) shall be included in all copies or substantial portions of the
  13. * Software.
  14. *
  15. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  18. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  19. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  20. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  21. * DEALINGS IN THE SOFTWARE.
  22. */
  23. /**
  24. * DOC: atomic plane helpers
  25. *
  26. * The functions here are used by the atomic plane helper functions to
  27. * implement legacy plane updates (i.e., drm_plane->update_plane() and
  28. * drm_plane->disable_plane()). This allows plane updates to use the
  29. * atomic state infrastructure and perform plane updates as separate
  30. * prepare/check/commit/cleanup steps.
  31. */
  32. #include <drm/drmP.h>
  33. #include <drm/drm_atomic_helper.h>
  34. #include <drm/drm_plane_helper.h>
  35. #include "intel_drv.h"
  36. /**
  37. * intel_create_plane_state - create plane state object
  38. * @plane: drm plane
  39. *
  40. * Allocates a fresh plane state for the given plane and sets some of
  41. * the state values to sensible initial values.
  42. *
  43. * Returns: A newly allocated plane state, or NULL on failure
  44. */
  45. struct intel_plane_state *
  46. intel_create_plane_state(struct drm_plane *plane)
  47. {
  48. struct intel_plane_state *state;
  49. state = kzalloc(sizeof(*state), GFP_KERNEL);
  50. if (!state)
  51. return NULL;
  52. state->base.plane = plane;
  53. state->base.rotation = DRM_MODE_ROTATE_0;
  54. return state;
  55. }
  56. /**
  57. * intel_plane_duplicate_state - duplicate plane state
  58. * @plane: drm plane
  59. *
  60. * Allocates and returns a copy of the plane state (both common and
  61. * Intel-specific) for the specified plane.
  62. *
  63. * Returns: The newly allocated plane state, or NULL on failure.
  64. */
  65. struct drm_plane_state *
  66. intel_plane_duplicate_state(struct drm_plane *plane)
  67. {
  68. struct drm_plane_state *state;
  69. struct intel_plane_state *intel_state;
  70. intel_state = kmemdup(plane->state, sizeof(*intel_state), GFP_KERNEL);
  71. if (!intel_state)
  72. return NULL;
  73. state = &intel_state->base;
  74. __drm_atomic_helper_plane_duplicate_state(plane, state);
  75. intel_state->vma = NULL;
  76. intel_state->flags = 0;
  77. return state;
  78. }
  79. /**
  80. * intel_plane_destroy_state - destroy plane state
  81. * @plane: drm plane
  82. * @state: state object to destroy
  83. *
  84. * Destroys the plane state (both common and Intel-specific) for the
  85. * specified plane.
  86. */
  87. void
  88. intel_plane_destroy_state(struct drm_plane *plane,
  89. struct drm_plane_state *state)
  90. {
  91. WARN_ON(to_intel_plane_state(state)->vma);
  92. drm_atomic_helper_plane_destroy_state(plane, state);
  93. }
  94. int intel_plane_atomic_check_with_state(const struct intel_crtc_state *old_crtc_state,
  95. struct intel_crtc_state *crtc_state,
  96. const struct intel_plane_state *old_plane_state,
  97. struct intel_plane_state *intel_state)
  98. {
  99. struct drm_plane *plane = intel_state->base.plane;
  100. struct drm_plane_state *state = &intel_state->base;
  101. struct intel_plane *intel_plane = to_intel_plane(plane);
  102. int ret;
  103. if (!intel_state->base.crtc && !old_plane_state->base.crtc)
  104. return 0;
  105. intel_state->base.visible = false;
  106. ret = intel_plane->check_plane(crtc_state, intel_state);
  107. if (ret)
  108. return ret;
  109. /* FIXME pre-g4x don't work like this */
  110. if (state->visible)
  111. crtc_state->active_planes |= BIT(intel_plane->id);
  112. else
  113. crtc_state->active_planes &= ~BIT(intel_plane->id);
  114. if (state->visible && state->fb->format->format == DRM_FORMAT_NV12)
  115. crtc_state->nv12_planes |= BIT(intel_plane->id);
  116. else
  117. crtc_state->nv12_planes &= ~BIT(intel_plane->id);
  118. return intel_plane_atomic_calc_changes(old_crtc_state,
  119. &crtc_state->base,
  120. old_plane_state,
  121. state);
  122. }
  123. static int intel_plane_atomic_check(struct drm_plane *plane,
  124. struct drm_plane_state *new_plane_state)
  125. {
  126. struct drm_atomic_state *state = new_plane_state->state;
  127. const struct drm_plane_state *old_plane_state =
  128. drm_atomic_get_old_plane_state(state, plane);
  129. struct drm_crtc *crtc = new_plane_state->crtc ?: old_plane_state->crtc;
  130. const struct drm_crtc_state *old_crtc_state;
  131. struct drm_crtc_state *new_crtc_state;
  132. if (!crtc)
  133. return 0;
  134. old_crtc_state = drm_atomic_get_old_crtc_state(state, crtc);
  135. new_crtc_state = drm_atomic_get_new_crtc_state(state, crtc);
  136. return intel_plane_atomic_check_with_state(to_intel_crtc_state(old_crtc_state),
  137. to_intel_crtc_state(new_crtc_state),
  138. to_intel_plane_state(old_plane_state),
  139. to_intel_plane_state(new_plane_state));
  140. }
  141. static void intel_plane_atomic_update(struct drm_plane *plane,
  142. struct drm_plane_state *old_state)
  143. {
  144. struct intel_atomic_state *state = to_intel_atomic_state(old_state->state);
  145. struct intel_plane *intel_plane = to_intel_plane(plane);
  146. const struct intel_plane_state *new_plane_state =
  147. intel_atomic_get_new_plane_state(state, intel_plane);
  148. struct drm_crtc *crtc = new_plane_state->base.crtc ?: old_state->crtc;
  149. if (new_plane_state->base.visible) {
  150. const struct intel_crtc_state *new_crtc_state =
  151. intel_atomic_get_new_crtc_state(state, to_intel_crtc(crtc));
  152. trace_intel_update_plane(plane,
  153. to_intel_crtc(crtc));
  154. intel_plane->update_plane(intel_plane,
  155. new_crtc_state, new_plane_state);
  156. } else {
  157. trace_intel_disable_plane(plane,
  158. to_intel_crtc(crtc));
  159. intel_plane->disable_plane(intel_plane, to_intel_crtc(crtc));
  160. }
  161. }
  162. const struct drm_plane_helper_funcs intel_plane_helper_funcs = {
  163. .prepare_fb = intel_prepare_plane_fb,
  164. .cleanup_fb = intel_cleanup_plane_fb,
  165. .atomic_check = intel_plane_atomic_check,
  166. .atomic_update = intel_plane_atomic_update,
  167. };
  168. /**
  169. * intel_plane_atomic_get_property - fetch plane property value
  170. * @plane: plane to fetch property for
  171. * @state: state containing the property value
  172. * @property: property to look up
  173. * @val: pointer to write property value into
  174. *
  175. * The DRM core does not store shadow copies of properties for
  176. * atomic-capable drivers. This entrypoint is used to fetch
  177. * the current value of a driver-specific plane property.
  178. */
  179. int
  180. intel_plane_atomic_get_property(struct drm_plane *plane,
  181. const struct drm_plane_state *state,
  182. struct drm_property *property,
  183. uint64_t *val)
  184. {
  185. DRM_DEBUG_KMS("Unknown property [PROP:%d:%s]\n",
  186. property->base.id, property->name);
  187. return -EINVAL;
  188. }
  189. /**
  190. * intel_plane_atomic_set_property - set plane property value
  191. * @plane: plane to set property for
  192. * @state: state to update property value in
  193. * @property: property to set
  194. * @val: value to set property to
  195. *
  196. * Writes the specified property value for a plane into the provided atomic
  197. * state object.
  198. *
  199. * Returns 0 on success, -EINVAL on unrecognized properties
  200. */
  201. int
  202. intel_plane_atomic_set_property(struct drm_plane *plane,
  203. struct drm_plane_state *state,
  204. struct drm_property *property,
  205. uint64_t val)
  206. {
  207. DRM_DEBUG_KMS("Unknown property [PROP:%d:%s]\n",
  208. property->base.id, property->name);
  209. return -EINVAL;
  210. }