dcn10_hubbub.h 8.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223
  1. /*
  2. * Copyright 2016 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. * Authors: AMD
  23. *
  24. */
  25. #ifndef __DC_HUBBUB_DCN10_H__
  26. #define __DC_HUBBUB_DCN10_H__
  27. #include "core_types.h"
  28. #include "dchubbub.h"
  29. #define HUBHUB_REG_LIST_DCN()\
  30. SR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A),\
  31. SR(DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_A),\
  32. SR(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A),\
  33. SR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B),\
  34. SR(DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_B),\
  35. SR(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B),\
  36. SR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C),\
  37. SR(DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_C),\
  38. SR(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C),\
  39. SR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D),\
  40. SR(DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_D),\
  41. SR(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D),\
  42. SR(DCHUBBUB_ARB_WATERMARK_CHANGE_CNTL),\
  43. SR(DCHUBBUB_ARB_DRAM_STATE_CNTL),\
  44. SR(DCHUBBUB_ARB_SAT_LEVEL),\
  45. SR(DCHUBBUB_ARB_DF_REQ_OUTSTAND),\
  46. SR(DCHUBBUB_GLOBAL_TIMER_CNTL), \
  47. SR(DCHUBBUB_TEST_DEBUG_INDEX), \
  48. SR(DCHUBBUB_TEST_DEBUG_DATA),\
  49. SR(DCHUBBUB_SOFT_RESET)
  50. #define HUBBUB_SR_WATERMARK_REG_LIST()\
  51. SR(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A),\
  52. SR(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A),\
  53. SR(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B),\
  54. SR(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B),\
  55. SR(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C),\
  56. SR(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C),\
  57. SR(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D),\
  58. SR(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D)
  59. #define HUBBUB_REG_LIST_DCN10(id)\
  60. HUBHUB_REG_LIST_DCN(), \
  61. HUBBUB_SR_WATERMARK_REG_LIST(), \
  62. SR(DCHUBBUB_SDPIF_FB_TOP),\
  63. SR(DCHUBBUB_SDPIF_FB_BASE),\
  64. SR(DCHUBBUB_SDPIF_FB_OFFSET),\
  65. SR(DCHUBBUB_SDPIF_AGP_BASE),\
  66. SR(DCHUBBUB_SDPIF_AGP_BOT),\
  67. SR(DCHUBBUB_SDPIF_AGP_TOP)
  68. struct dcn_hubbub_registers {
  69. uint32_t DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A;
  70. uint32_t DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_A;
  71. uint32_t DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A;
  72. uint32_t DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A;
  73. uint32_t DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A;
  74. uint32_t DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B;
  75. uint32_t DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_B;
  76. uint32_t DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B;
  77. uint32_t DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B;
  78. uint32_t DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B;
  79. uint32_t DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C;
  80. uint32_t DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_C;
  81. uint32_t DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C;
  82. uint32_t DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C;
  83. uint32_t DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C;
  84. uint32_t DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D;
  85. uint32_t DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_D;
  86. uint32_t DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D;
  87. uint32_t DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D;
  88. uint32_t DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D;
  89. uint32_t DCHUBBUB_ARB_WATERMARK_CHANGE_CNTL;
  90. uint32_t DCHUBBUB_ARB_SAT_LEVEL;
  91. uint32_t DCHUBBUB_ARB_DF_REQ_OUTSTAND;
  92. uint32_t DCHUBBUB_GLOBAL_TIMER_CNTL;
  93. uint32_t DCHUBBUB_ARB_DRAM_STATE_CNTL;
  94. uint32_t DCHUBBUB_TEST_DEBUG_INDEX;
  95. uint32_t DCHUBBUB_TEST_DEBUG_DATA;
  96. uint32_t DCHUBBUB_SDPIF_FB_TOP;
  97. uint32_t DCHUBBUB_SDPIF_FB_BASE;
  98. uint32_t DCHUBBUB_SDPIF_FB_OFFSET;
  99. uint32_t DCHUBBUB_SDPIF_AGP_BASE;
  100. uint32_t DCHUBBUB_SDPIF_AGP_BOT;
  101. uint32_t DCHUBBUB_SDPIF_AGP_TOP;
  102. uint32_t DCHUBBUB_CRC_CTRL;
  103. uint32_t DCHUBBUB_SOFT_RESET;
  104. };
  105. /* set field name */
  106. #define HUBBUB_SF(reg_name, field_name, post_fix)\
  107. .field_name = reg_name ## __ ## field_name ## post_fix
  108. #define HUBBUB_MASK_SH_LIST_DCN(mask_sh)\
  109. HUBBUB_SF(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_ENABLE, mask_sh), \
  110. HUBBUB_SF(DCHUBBUB_SOFT_RESET, DCHUBBUB_GLOBAL_SOFT_RESET, mask_sh), \
  111. HUBBUB_SF(DCHUBBUB_ARB_WATERMARK_CHANGE_CNTL, DCHUBBUB_ARB_WATERMARK_CHANGE_REQUEST, mask_sh), \
  112. HUBBUB_SF(DCHUBBUB_ARB_WATERMARK_CHANGE_CNTL, DCHUBBUB_ARB_WATERMARK_CHANGE_DONE_INTERRUPT_DISABLE, mask_sh), \
  113. HUBBUB_SF(DCHUBBUB_ARB_DRAM_STATE_CNTL, DCHUBBUB_ARB_ALLOW_SELF_REFRESH_FORCE_VALUE, mask_sh), \
  114. HUBBUB_SF(DCHUBBUB_ARB_DRAM_STATE_CNTL, DCHUBBUB_ARB_ALLOW_SELF_REFRESH_FORCE_ENABLE, mask_sh), \
  115. HUBBUB_SF(DCHUBBUB_ARB_DRAM_STATE_CNTL, DCHUBBUB_ARB_ALLOW_PSTATE_CHANGE_FORCE_VALUE, mask_sh), \
  116. HUBBUB_SF(DCHUBBUB_ARB_DRAM_STATE_CNTL, DCHUBBUB_ARB_ALLOW_PSTATE_CHANGE_FORCE_ENABLE, mask_sh), \
  117. HUBBUB_SF(DCHUBBUB_ARB_SAT_LEVEL, DCHUBBUB_ARB_SAT_LEVEL, mask_sh), \
  118. HUBBUB_SF(DCHUBBUB_ARB_DF_REQ_OUTSTAND, DCHUBBUB_ARB_MIN_REQ_OUTSTAND, mask_sh)
  119. #define HUBBUB_MASK_SH_LIST_DCN10(mask_sh)\
  120. HUBBUB_MASK_SH_LIST_DCN(mask_sh), \
  121. HUBBUB_SF(DCHUBBUB_SDPIF_FB_TOP, SDPIF_FB_TOP, mask_sh), \
  122. HUBBUB_SF(DCHUBBUB_SDPIF_FB_BASE, SDPIF_FB_BASE, mask_sh), \
  123. HUBBUB_SF(DCHUBBUB_SDPIF_FB_OFFSET, SDPIF_FB_OFFSET, mask_sh), \
  124. HUBBUB_SF(DCHUBBUB_SDPIF_AGP_BASE, SDPIF_AGP_BASE, mask_sh), \
  125. HUBBUB_SF(DCHUBBUB_SDPIF_AGP_BOT, SDPIF_AGP_BOT, mask_sh), \
  126. HUBBUB_SF(DCHUBBUB_SDPIF_AGP_TOP, SDPIF_AGP_TOP, mask_sh)
  127. #define DCN_HUBBUB_REG_FIELD_LIST(type) \
  128. type DCHUBBUB_GLOBAL_TIMER_ENABLE; \
  129. type DCHUBBUB_ARB_WATERMARK_CHANGE_REQUEST;\
  130. type DCHUBBUB_ARB_WATERMARK_CHANGE_DONE_INTERRUPT_DISABLE;\
  131. type DCHUBBUB_ARB_ALLOW_SELF_REFRESH_FORCE_VALUE;\
  132. type DCHUBBUB_ARB_ALLOW_SELF_REFRESH_FORCE_ENABLE;\
  133. type DCHUBBUB_ARB_ALLOW_PSTATE_CHANGE_FORCE_VALUE;\
  134. type DCHUBBUB_ARB_ALLOW_PSTATE_CHANGE_FORCE_ENABLE;\
  135. type DCHUBBUB_ARB_SAT_LEVEL;\
  136. type DCHUBBUB_ARB_MIN_REQ_OUTSTAND;\
  137. type DCHUBBUB_GLOBAL_TIMER_REFDIV;\
  138. type DCHUBBUB_GLOBAL_SOFT_RESET; \
  139. type SDPIF_FB_TOP;\
  140. type SDPIF_FB_BASE;\
  141. type SDPIF_FB_OFFSET;\
  142. type SDPIF_AGP_BASE;\
  143. type SDPIF_AGP_BOT;\
  144. type SDPIF_AGP_TOP
  145. struct dcn_hubbub_shift {
  146. DCN_HUBBUB_REG_FIELD_LIST(uint8_t);
  147. };
  148. struct dcn_hubbub_mask {
  149. DCN_HUBBUB_REG_FIELD_LIST(uint32_t);
  150. };
  151. struct dc;
  152. struct dcn_hubbub_wm_set {
  153. uint32_t wm_set;
  154. uint32_t data_urgent;
  155. uint32_t pte_meta_urgent;
  156. uint32_t sr_enter;
  157. uint32_t sr_exit;
  158. uint32_t dram_clk_chanage;
  159. };
  160. struct dcn_hubbub_wm {
  161. struct dcn_hubbub_wm_set sets[4];
  162. };
  163. struct hubbub {
  164. const struct hubbub_funcs *funcs;
  165. struct dc_context *ctx;
  166. const struct dcn_hubbub_registers *regs;
  167. const struct dcn_hubbub_shift *shifts;
  168. const struct dcn_hubbub_mask *masks;
  169. unsigned int debug_test_index_pstate;
  170. struct dcn_watermark_set watermarks;
  171. };
  172. void hubbub1_update_dchub(
  173. struct hubbub *hubbub,
  174. struct dchub_init_data *dh_data);
  175. bool hubbub1_verify_allow_pstate_change_high(
  176. struct hubbub *hubbub);
  177. void hubbub1_wm_change_req_wa(struct hubbub *hubbub);
  178. void hubbub1_program_watermarks(
  179. struct hubbub *hubbub,
  180. struct dcn_watermark_set *watermarks,
  181. unsigned int refclk_mhz,
  182. bool safe_to_lower);
  183. void hubbub1_disable_allow_self_refresh(struct hubbub *hubbub);
  184. bool hububu1_is_allow_self_refresh_enabled(struct hubbub *hubub);
  185. void hubbub1_toggle_watermark_change_req(
  186. struct hubbub *hubbub);
  187. void hubbub1_wm_read_state(struct hubbub *hubbub,
  188. struct dcn_hubbub_wm *wm);
  189. void hubbub1_soft_reset(struct hubbub *hubbub, bool reset);
  190. void hubbub1_construct(struct hubbub *hubbub,
  191. struct dc_context *ctx,
  192. const struct dcn_hubbub_registers *hubbub_regs,
  193. const struct dcn_hubbub_shift *hubbub_shift,
  194. const struct dcn_hubbub_mask *hubbub_mask);
  195. #endif