apcs-msm8916.c 3.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Qualcomm APCS clock controller driver
  4. *
  5. * Copyright (c) 2017, Linaro Limited
  6. * Author: Georgi Djakov <georgi.djakov@linaro.org>
  7. */
  8. #include <linux/clk.h>
  9. #include <linux/clk-provider.h>
  10. #include <linux/kernel.h>
  11. #include <linux/module.h>
  12. #include <linux/slab.h>
  13. #include <linux/platform_device.h>
  14. #include <linux/regmap.h>
  15. #include "clk-regmap.h"
  16. #include "clk-regmap-mux-div.h"
  17. static const u32 gpll0_a53cc_map[] = { 4, 5 };
  18. static const char * const gpll0_a53cc[] = {
  19. "gpll0_vote",
  20. "a53pll",
  21. };
  22. /*
  23. * We use the notifier function for switching to a temporary safe configuration
  24. * (mux and divider), while the A53 PLL is reconfigured.
  25. */
  26. static int a53cc_notifier_cb(struct notifier_block *nb, unsigned long event,
  27. void *data)
  28. {
  29. int ret = 0;
  30. struct clk_regmap_mux_div *md = container_of(nb,
  31. struct clk_regmap_mux_div,
  32. clk_nb);
  33. if (event == PRE_RATE_CHANGE)
  34. /* set the mux and divider to safe frequency (400mhz) */
  35. ret = mux_div_set_src_div(md, 4, 3);
  36. return notifier_from_errno(ret);
  37. }
  38. static int qcom_apcs_msm8916_clk_probe(struct platform_device *pdev)
  39. {
  40. struct device *dev = &pdev->dev;
  41. struct device *parent = dev->parent;
  42. struct clk_regmap_mux_div *a53cc;
  43. struct regmap *regmap;
  44. struct clk_init_data init = { };
  45. int ret = -ENODEV;
  46. regmap = dev_get_regmap(parent, NULL);
  47. if (!regmap) {
  48. dev_err(dev, "failed to get regmap: %d\n", ret);
  49. return ret;
  50. }
  51. a53cc = devm_kzalloc(dev, sizeof(*a53cc), GFP_KERNEL);
  52. if (!a53cc)
  53. return -ENOMEM;
  54. init.name = "a53mux";
  55. init.parent_names = gpll0_a53cc;
  56. init.num_parents = ARRAY_SIZE(gpll0_a53cc);
  57. init.ops = &clk_regmap_mux_div_ops;
  58. init.flags = CLK_SET_RATE_PARENT;
  59. a53cc->clkr.hw.init = &init;
  60. a53cc->clkr.regmap = regmap;
  61. a53cc->reg_offset = 0x50;
  62. a53cc->hid_width = 5;
  63. a53cc->hid_shift = 0;
  64. a53cc->src_width = 3;
  65. a53cc->src_shift = 8;
  66. a53cc->parent_map = gpll0_a53cc_map;
  67. a53cc->pclk = devm_clk_get(parent, NULL);
  68. if (IS_ERR(a53cc->pclk)) {
  69. ret = PTR_ERR(a53cc->pclk);
  70. dev_err(dev, "failed to get clk: %d\n", ret);
  71. return ret;
  72. }
  73. a53cc->clk_nb.notifier_call = a53cc_notifier_cb;
  74. ret = clk_notifier_register(a53cc->pclk, &a53cc->clk_nb);
  75. if (ret) {
  76. dev_err(dev, "failed to register clock notifier: %d\n", ret);
  77. return ret;
  78. }
  79. ret = devm_clk_register_regmap(dev, &a53cc->clkr);
  80. if (ret) {
  81. dev_err(dev, "failed to register regmap clock: %d\n", ret);
  82. goto err;
  83. }
  84. ret = of_clk_add_hw_provider(parent->of_node, of_clk_hw_simple_get,
  85. &a53cc->clkr.hw);
  86. if (ret) {
  87. dev_err(dev, "failed to add clock provider: %d\n", ret);
  88. goto err;
  89. }
  90. platform_set_drvdata(pdev, a53cc);
  91. return 0;
  92. err:
  93. clk_notifier_unregister(a53cc->pclk, &a53cc->clk_nb);
  94. return ret;
  95. }
  96. static int qcom_apcs_msm8916_clk_remove(struct platform_device *pdev)
  97. {
  98. struct clk_regmap_mux_div *a53cc = platform_get_drvdata(pdev);
  99. struct device *parent = pdev->dev.parent;
  100. clk_notifier_unregister(a53cc->pclk, &a53cc->clk_nb);
  101. of_clk_del_provider(parent->of_node);
  102. return 0;
  103. }
  104. static struct platform_driver qcom_apcs_msm8916_clk_driver = {
  105. .probe = qcom_apcs_msm8916_clk_probe,
  106. .remove = qcom_apcs_msm8916_clk_remove,
  107. .driver = {
  108. .name = "qcom-apcs-msm8916-clk",
  109. },
  110. };
  111. module_platform_driver(qcom_apcs_msm8916_clk_driver);
  112. MODULE_AUTHOR("Georgi Djakov <georgi.djakov@linaro.org>");
  113. MODULE_LICENSE("GPL v2");
  114. MODULE_DESCRIPTION("Qualcomm MSM8916 APCS clock driver");