pmc.h 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199
  1. /*
  2. * drivers/clk/at91/pmc.h
  3. *
  4. * Copyright (C) 2013 Boris BREZILLON <b.brezillon@overkiz.com>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. */
  11. #ifndef __PMC_H_
  12. #define __PMC_H_
  13. #include <linux/io.h>
  14. #include <linux/irqdomain.h>
  15. #include <linux/regmap.h>
  16. #include <linux/spinlock.h>
  17. extern spinlock_t pmc_pcr_lock;
  18. struct pmc_data {
  19. unsigned int ncore;
  20. struct clk_hw **chws;
  21. unsigned int nsystem;
  22. struct clk_hw **shws;
  23. unsigned int nperiph;
  24. struct clk_hw **phws;
  25. unsigned int ngck;
  26. struct clk_hw **ghws;
  27. };
  28. struct clk_range {
  29. unsigned long min;
  30. unsigned long max;
  31. };
  32. #define CLK_RANGE(MIN, MAX) {.min = MIN, .max = MAX,}
  33. struct clk_master_layout {
  34. u32 mask;
  35. u8 pres_shift;
  36. };
  37. extern const struct clk_master_layout at91rm9200_master_layout;
  38. extern const struct clk_master_layout at91sam9x5_master_layout;
  39. struct clk_master_characteristics {
  40. struct clk_range output;
  41. u32 divisors[4];
  42. u8 have_div3_pres;
  43. };
  44. struct clk_pll_layout {
  45. u32 pllr_mask;
  46. u16 mul_mask;
  47. u8 mul_shift;
  48. };
  49. extern const struct clk_pll_layout at91rm9200_pll_layout;
  50. extern const struct clk_pll_layout at91sam9g45_pll_layout;
  51. extern const struct clk_pll_layout at91sam9g20_pllb_layout;
  52. extern const struct clk_pll_layout sama5d3_pll_layout;
  53. struct clk_pll_characteristics {
  54. struct clk_range input;
  55. int num_output;
  56. struct clk_range *output;
  57. u16 *icpll;
  58. u8 *out;
  59. };
  60. struct clk_programmable_layout {
  61. u8 pres_shift;
  62. u8 css_mask;
  63. u8 have_slck_mck;
  64. };
  65. extern const struct clk_programmable_layout at91rm9200_programmable_layout;
  66. extern const struct clk_programmable_layout at91sam9g45_programmable_layout;
  67. extern const struct clk_programmable_layout at91sam9x5_programmable_layout;
  68. #define ndck(a, s) (a[s - 1].id + 1)
  69. #define nck(a) (a[ARRAY_SIZE(a) - 1].id + 1)
  70. struct pmc_data *pmc_data_allocate(unsigned int ncore, unsigned int nsystem,
  71. unsigned int nperiph, unsigned int ngck);
  72. void pmc_data_free(struct pmc_data *pmc_data);
  73. int of_at91_get_clk_range(struct device_node *np, const char *propname,
  74. struct clk_range *range);
  75. struct clk_hw *of_clk_hw_pmc_get(struct of_phandle_args *clkspec, void *data);
  76. struct clk_hw * __init
  77. at91_clk_register_audio_pll_frac(struct regmap *regmap, const char *name,
  78. const char *parent_name);
  79. struct clk_hw * __init
  80. at91_clk_register_audio_pll_pad(struct regmap *regmap, const char *name,
  81. const char *parent_name);
  82. struct clk_hw * __init
  83. at91_clk_register_audio_pll_pmc(struct regmap *regmap, const char *name,
  84. const char *parent_name);
  85. struct clk_hw * __init
  86. at91_clk_register_generated(struct regmap *regmap, spinlock_t *lock,
  87. const char *name, const char **parent_names,
  88. u8 num_parents, u8 id, bool pll_audio,
  89. const struct clk_range *range);
  90. struct clk_hw * __init
  91. at91_clk_register_h32mx(struct regmap *regmap, const char *name,
  92. const char *parent_name);
  93. struct clk_hw * __init
  94. at91_clk_i2s_mux_register(struct regmap *regmap, const char *name,
  95. const char * const *parent_names,
  96. unsigned int num_parents, u8 bus_id);
  97. struct clk_hw * __init
  98. at91_clk_register_main_rc_osc(struct regmap *regmap, const char *name,
  99. u32 frequency, u32 accuracy);
  100. struct clk_hw * __init
  101. at91_clk_register_main_osc(struct regmap *regmap, const char *name,
  102. const char *parent_name, bool bypass);
  103. struct clk_hw * __init
  104. at91_clk_register_rm9200_main(struct regmap *regmap,
  105. const char *name,
  106. const char *parent_name);
  107. struct clk_hw * __init
  108. at91_clk_register_sam9x5_main(struct regmap *regmap, const char *name,
  109. const char **parent_names, int num_parents);
  110. struct clk_hw * __init
  111. at91_clk_register_master(struct regmap *regmap, const char *name,
  112. int num_parents, const char **parent_names,
  113. const struct clk_master_layout *layout,
  114. const struct clk_master_characteristics *characteristics);
  115. struct clk_hw * __init
  116. at91_clk_register_peripheral(struct regmap *regmap, const char *name,
  117. const char *parent_name, u32 id);
  118. struct clk_hw * __init
  119. at91_clk_register_sam9x5_peripheral(struct regmap *regmap, spinlock_t *lock,
  120. const char *name, const char *parent_name,
  121. u32 id, const struct clk_range *range);
  122. struct clk_hw * __init
  123. at91_clk_register_pll(struct regmap *regmap, const char *name,
  124. const char *parent_name, u8 id,
  125. const struct clk_pll_layout *layout,
  126. const struct clk_pll_characteristics *characteristics);
  127. struct clk_hw * __init
  128. at91_clk_register_plldiv(struct regmap *regmap, const char *name,
  129. const char *parent_name);
  130. struct clk_hw * __init
  131. at91_clk_register_programmable(struct regmap *regmap, const char *name,
  132. const char **parent_names, u8 num_parents, u8 id,
  133. const struct clk_programmable_layout *layout);
  134. struct clk_hw * __init
  135. at91_clk_register_sam9260_slow(struct regmap *regmap,
  136. const char *name,
  137. const char **parent_names,
  138. int num_parents);
  139. struct clk_hw * __init
  140. at91sam9x5_clk_register_smd(struct regmap *regmap, const char *name,
  141. const char **parent_names, u8 num_parents);
  142. struct clk_hw * __init
  143. at91_clk_register_system(struct regmap *regmap, const char *name,
  144. const char *parent_name, u8 id);
  145. struct clk_hw * __init
  146. at91sam9x5_clk_register_usb(struct regmap *regmap, const char *name,
  147. const char **parent_names, u8 num_parents);
  148. struct clk_hw * __init
  149. at91sam9n12_clk_register_usb(struct regmap *regmap, const char *name,
  150. const char *parent_name);
  151. struct clk_hw * __init
  152. at91rm9200_clk_register_usb(struct regmap *regmap, const char *name,
  153. const char *parent_name, const u32 *divisors);
  154. struct clk_hw * __init
  155. at91_clk_register_utmi(struct regmap *regmap_pmc, struct regmap *regmap_sfr,
  156. const char *name, const char *parent_name);
  157. #ifdef CONFIG_PM
  158. void pmc_register_id(u8 id);
  159. void pmc_register_pck(u8 pck);
  160. #else
  161. static inline void pmc_register_id(u8 id) {}
  162. static inline void pmc_register_pck(u8 pck) {}
  163. #endif
  164. #endif /* __PMC_H_ */