kcs_bmc_aspeed.c 7.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (c) 2015-2018, Intel Corporation.
  4. */
  5. #define pr_fmt(fmt) "aspeed-kcs-bmc: " fmt
  6. #include <linux/atomic.h>
  7. #include <linux/errno.h>
  8. #include <linux/interrupt.h>
  9. #include <linux/io.h>
  10. #include <linux/mfd/syscon.h>
  11. #include <linux/module.h>
  12. #include <linux/of.h>
  13. #include <linux/platform_device.h>
  14. #include <linux/poll.h>
  15. #include <linux/regmap.h>
  16. #include <linux/sched.h>
  17. #include <linux/slab.h>
  18. #include <linux/timer.h>
  19. #include "kcs_bmc.h"
  20. #define DEVICE_NAME "ast-kcs-bmc"
  21. #define KCS_CHANNEL_MAX 4
  22. /* mapped to lpc-bmc@0 IO space */
  23. #define LPC_HICR0 0x000
  24. #define LPC_HICR0_LPC3E BIT(7)
  25. #define LPC_HICR0_LPC2E BIT(6)
  26. #define LPC_HICR0_LPC1E BIT(5)
  27. #define LPC_HICR2 0x008
  28. #define LPC_HICR2_IBFIF3 BIT(3)
  29. #define LPC_HICR2_IBFIF2 BIT(2)
  30. #define LPC_HICR2_IBFIF1 BIT(1)
  31. #define LPC_HICR4 0x010
  32. #define LPC_HICR4_LADR12AS BIT(7)
  33. #define LPC_HICR4_KCSENBL BIT(2)
  34. #define LPC_LADR3H 0x014
  35. #define LPC_LADR3L 0x018
  36. #define LPC_LADR12H 0x01C
  37. #define LPC_LADR12L 0x020
  38. #define LPC_IDR1 0x024
  39. #define LPC_IDR2 0x028
  40. #define LPC_IDR3 0x02C
  41. #define LPC_ODR1 0x030
  42. #define LPC_ODR2 0x034
  43. #define LPC_ODR3 0x038
  44. #define LPC_STR1 0x03C
  45. #define LPC_STR2 0x040
  46. #define LPC_STR3 0x044
  47. /* mapped to lpc-host@80 IO space */
  48. #define LPC_HICRB 0x080
  49. #define LPC_HICRB_IBFIF4 BIT(1)
  50. #define LPC_HICRB_LPC4E BIT(0)
  51. #define LPC_LADR4 0x090
  52. #define LPC_IDR4 0x094
  53. #define LPC_ODR4 0x098
  54. #define LPC_STR4 0x09C
  55. struct aspeed_kcs_bmc {
  56. struct regmap *map;
  57. };
  58. static u8 aspeed_kcs_inb(struct kcs_bmc *kcs_bmc, u32 reg)
  59. {
  60. struct aspeed_kcs_bmc *priv = kcs_bmc_priv(kcs_bmc);
  61. u32 val = 0;
  62. int rc;
  63. rc = regmap_read(priv->map, reg, &val);
  64. WARN(rc != 0, "regmap_read() failed: %d\n", rc);
  65. return rc == 0 ? (u8) val : 0;
  66. }
  67. static void aspeed_kcs_outb(struct kcs_bmc *kcs_bmc, u32 reg, u8 data)
  68. {
  69. struct aspeed_kcs_bmc *priv = kcs_bmc_priv(kcs_bmc);
  70. int rc;
  71. rc = regmap_write(priv->map, reg, data);
  72. WARN(rc != 0, "regmap_write() failed: %d\n", rc);
  73. }
  74. /*
  75. * AST_usrGuide_KCS.pdf
  76. * 2. Background:
  77. * we note D for Data, and C for Cmd/Status, default rules are
  78. * A. KCS1 / KCS2 ( D / C:X / X+4 )
  79. * D / C : CA0h / CA4h
  80. * D / C : CA8h / CACh
  81. * B. KCS3 ( D / C:XX2h / XX3h )
  82. * D / C : CA2h / CA3h
  83. * D / C : CB2h / CB3h
  84. * C. KCS4
  85. * D / C : CA4h / CA5h
  86. */
  87. static void aspeed_kcs_set_address(struct kcs_bmc *kcs_bmc, u16 addr)
  88. {
  89. struct aspeed_kcs_bmc *priv = kcs_bmc_priv(kcs_bmc);
  90. switch (kcs_bmc->channel) {
  91. case 1:
  92. regmap_update_bits(priv->map, LPC_HICR4,
  93. LPC_HICR4_LADR12AS, 0);
  94. regmap_write(priv->map, LPC_LADR12H, addr >> 8);
  95. regmap_write(priv->map, LPC_LADR12L, addr & 0xFF);
  96. break;
  97. case 2:
  98. regmap_update_bits(priv->map, LPC_HICR4,
  99. LPC_HICR4_LADR12AS, LPC_HICR4_LADR12AS);
  100. regmap_write(priv->map, LPC_LADR12H, addr >> 8);
  101. regmap_write(priv->map, LPC_LADR12L, addr & 0xFF);
  102. break;
  103. case 3:
  104. regmap_write(priv->map, LPC_LADR3H, addr >> 8);
  105. regmap_write(priv->map, LPC_LADR3L, addr & 0xFF);
  106. break;
  107. case 4:
  108. regmap_write(priv->map, LPC_LADR4, ((addr + 1) << 16) |
  109. addr);
  110. break;
  111. default:
  112. break;
  113. }
  114. }
  115. static void aspeed_kcs_enable_channel(struct kcs_bmc *kcs_bmc, bool enable)
  116. {
  117. struct aspeed_kcs_bmc *priv = kcs_bmc_priv(kcs_bmc);
  118. switch (kcs_bmc->channel) {
  119. case 1:
  120. if (enable) {
  121. regmap_update_bits(priv->map, LPC_HICR2,
  122. LPC_HICR2_IBFIF1, LPC_HICR2_IBFIF1);
  123. regmap_update_bits(priv->map, LPC_HICR0,
  124. LPC_HICR0_LPC1E, LPC_HICR0_LPC1E);
  125. } else {
  126. regmap_update_bits(priv->map, LPC_HICR0,
  127. LPC_HICR0_LPC1E, 0);
  128. regmap_update_bits(priv->map, LPC_HICR2,
  129. LPC_HICR2_IBFIF1, 0);
  130. }
  131. break;
  132. case 2:
  133. if (enable) {
  134. regmap_update_bits(priv->map, LPC_HICR2,
  135. LPC_HICR2_IBFIF2, LPC_HICR2_IBFIF2);
  136. regmap_update_bits(priv->map, LPC_HICR0,
  137. LPC_HICR0_LPC2E, LPC_HICR0_LPC2E);
  138. } else {
  139. regmap_update_bits(priv->map, LPC_HICR0,
  140. LPC_HICR0_LPC2E, 0);
  141. regmap_update_bits(priv->map, LPC_HICR2,
  142. LPC_HICR2_IBFIF2, 0);
  143. }
  144. break;
  145. case 3:
  146. if (enable) {
  147. regmap_update_bits(priv->map, LPC_HICR2,
  148. LPC_HICR2_IBFIF3, LPC_HICR2_IBFIF3);
  149. regmap_update_bits(priv->map, LPC_HICR0,
  150. LPC_HICR0_LPC3E, LPC_HICR0_LPC3E);
  151. regmap_update_bits(priv->map, LPC_HICR4,
  152. LPC_HICR4_KCSENBL, LPC_HICR4_KCSENBL);
  153. } else {
  154. regmap_update_bits(priv->map, LPC_HICR0,
  155. LPC_HICR0_LPC3E, 0);
  156. regmap_update_bits(priv->map, LPC_HICR4,
  157. LPC_HICR4_KCSENBL, 0);
  158. regmap_update_bits(priv->map, LPC_HICR2,
  159. LPC_HICR2_IBFIF3, 0);
  160. }
  161. break;
  162. case 4:
  163. if (enable)
  164. regmap_update_bits(priv->map, LPC_HICRB,
  165. LPC_HICRB_IBFIF4 | LPC_HICRB_LPC4E,
  166. LPC_HICRB_IBFIF4 | LPC_HICRB_LPC4E);
  167. else
  168. regmap_update_bits(priv->map, LPC_HICRB,
  169. LPC_HICRB_IBFIF4 | LPC_HICRB_LPC4E,
  170. 0);
  171. break;
  172. default:
  173. break;
  174. }
  175. }
  176. static irqreturn_t aspeed_kcs_irq(int irq, void *arg)
  177. {
  178. struct kcs_bmc *kcs_bmc = arg;
  179. if (!kcs_bmc_handle_event(kcs_bmc))
  180. return IRQ_HANDLED;
  181. return IRQ_NONE;
  182. }
  183. static int aspeed_kcs_config_irq(struct kcs_bmc *kcs_bmc,
  184. struct platform_device *pdev)
  185. {
  186. struct device *dev = &pdev->dev;
  187. int irq;
  188. irq = platform_get_irq(pdev, 0);
  189. if (irq < 0)
  190. return irq;
  191. return devm_request_irq(dev, irq, aspeed_kcs_irq, IRQF_SHARED,
  192. dev_name(dev), kcs_bmc);
  193. }
  194. static const struct kcs_ioreg ast_kcs_bmc_ioregs[KCS_CHANNEL_MAX] = {
  195. { .idr = LPC_IDR1, .odr = LPC_ODR1, .str = LPC_STR1 },
  196. { .idr = LPC_IDR2, .odr = LPC_ODR2, .str = LPC_STR2 },
  197. { .idr = LPC_IDR3, .odr = LPC_ODR3, .str = LPC_STR3 },
  198. { .idr = LPC_IDR4, .odr = LPC_ODR4, .str = LPC_STR4 },
  199. };
  200. static int aspeed_kcs_probe(struct platform_device *pdev)
  201. {
  202. struct device *dev = &pdev->dev;
  203. struct aspeed_kcs_bmc *priv;
  204. struct kcs_bmc *kcs_bmc;
  205. u32 chan, addr;
  206. int rc;
  207. rc = of_property_read_u32(dev->of_node, "kcs_chan", &chan);
  208. if ((rc != 0) || (chan == 0 || chan > KCS_CHANNEL_MAX)) {
  209. dev_err(dev, "no valid 'kcs_chan' configured\n");
  210. return -ENODEV;
  211. }
  212. rc = of_property_read_u32(dev->of_node, "kcs_addr", &addr);
  213. if (rc) {
  214. dev_err(dev, "no valid 'kcs_addr' configured\n");
  215. return -ENODEV;
  216. }
  217. kcs_bmc = kcs_bmc_alloc(dev, sizeof(*priv), chan);
  218. if (!kcs_bmc)
  219. return -ENOMEM;
  220. priv = kcs_bmc_priv(kcs_bmc);
  221. priv->map = syscon_node_to_regmap(dev->parent->of_node);
  222. if (IS_ERR(priv->map)) {
  223. dev_err(dev, "Couldn't get regmap\n");
  224. return -ENODEV;
  225. }
  226. kcs_bmc->ioreg = ast_kcs_bmc_ioregs[chan - 1];
  227. kcs_bmc->io_inputb = aspeed_kcs_inb;
  228. kcs_bmc->io_outputb = aspeed_kcs_outb;
  229. dev_set_drvdata(dev, kcs_bmc);
  230. aspeed_kcs_set_address(kcs_bmc, addr);
  231. aspeed_kcs_enable_channel(kcs_bmc, true);
  232. rc = aspeed_kcs_config_irq(kcs_bmc, pdev);
  233. if (rc)
  234. return rc;
  235. rc = misc_register(&kcs_bmc->miscdev);
  236. if (rc) {
  237. dev_err(dev, "Unable to register device\n");
  238. return rc;
  239. }
  240. pr_info("channel=%u addr=0x%x idr=0x%x odr=0x%x str=0x%x\n",
  241. chan, addr,
  242. kcs_bmc->ioreg.idr, kcs_bmc->ioreg.odr, kcs_bmc->ioreg.str);
  243. return 0;
  244. }
  245. static int aspeed_kcs_remove(struct platform_device *pdev)
  246. {
  247. struct kcs_bmc *kcs_bmc = dev_get_drvdata(&pdev->dev);
  248. misc_deregister(&kcs_bmc->miscdev);
  249. return 0;
  250. }
  251. static const struct of_device_id ast_kcs_bmc_match[] = {
  252. { .compatible = "aspeed,ast2400-kcs-bmc" },
  253. { .compatible = "aspeed,ast2500-kcs-bmc" },
  254. { }
  255. };
  256. MODULE_DEVICE_TABLE(of, ast_kcs_bmc_match);
  257. static struct platform_driver ast_kcs_bmc_driver = {
  258. .driver = {
  259. .name = DEVICE_NAME,
  260. .of_match_table = ast_kcs_bmc_match,
  261. },
  262. .probe = aspeed_kcs_probe,
  263. .remove = aspeed_kcs_remove,
  264. };
  265. module_platform_driver(ast_kcs_bmc_driver);
  266. MODULE_LICENSE("GPL v2");
  267. MODULE_AUTHOR("Haiyue Wang <haiyue.wang@linux.intel.com>");
  268. MODULE_DESCRIPTION("Aspeed device interface to the KCS BMC device");