intel_pmic_xpower.c 5.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * XPower AXP288 PMIC operation region driver
  4. *
  5. * Copyright (C) 2014 Intel Corporation. All rights reserved.
  6. */
  7. #include <linux/acpi.h>
  8. #include <linux/init.h>
  9. #include <linux/mfd/axp20x.h>
  10. #include <linux/regmap.h>
  11. #include <linux/platform_device.h>
  12. #include <asm/iosf_mbi.h>
  13. #include "intel_pmic.h"
  14. #define XPOWER_GPADC_LOW 0x5b
  15. #define XPOWER_GPI1_CTRL 0x92
  16. #define GPI1_LDO_MASK GENMASK(2, 0)
  17. #define GPI1_LDO_ON (3 << 0)
  18. #define GPI1_LDO_OFF (4 << 0)
  19. #define AXP288_ADC_TS_PIN_GPADC 0xf2
  20. #define AXP288_ADC_TS_PIN_ON 0xf3
  21. static struct pmic_table power_table[] = {
  22. {
  23. .address = 0x00,
  24. .reg = 0x13,
  25. .bit = 0x05,
  26. }, /* ALD1 */
  27. {
  28. .address = 0x04,
  29. .reg = 0x13,
  30. .bit = 0x06,
  31. }, /* ALD2 */
  32. {
  33. .address = 0x08,
  34. .reg = 0x13,
  35. .bit = 0x07,
  36. }, /* ALD3 */
  37. {
  38. .address = 0x0c,
  39. .reg = 0x12,
  40. .bit = 0x03,
  41. }, /* DLD1 */
  42. {
  43. .address = 0x10,
  44. .reg = 0x12,
  45. .bit = 0x04,
  46. }, /* DLD2 */
  47. {
  48. .address = 0x14,
  49. .reg = 0x12,
  50. .bit = 0x05,
  51. }, /* DLD3 */
  52. {
  53. .address = 0x18,
  54. .reg = 0x12,
  55. .bit = 0x06,
  56. }, /* DLD4 */
  57. {
  58. .address = 0x1c,
  59. .reg = 0x12,
  60. .bit = 0x00,
  61. }, /* ELD1 */
  62. {
  63. .address = 0x20,
  64. .reg = 0x12,
  65. .bit = 0x01,
  66. }, /* ELD2 */
  67. {
  68. .address = 0x24,
  69. .reg = 0x12,
  70. .bit = 0x02,
  71. }, /* ELD3 */
  72. {
  73. .address = 0x28,
  74. .reg = 0x13,
  75. .bit = 0x02,
  76. }, /* FLD1 */
  77. {
  78. .address = 0x2c,
  79. .reg = 0x13,
  80. .bit = 0x03,
  81. }, /* FLD2 */
  82. {
  83. .address = 0x30,
  84. .reg = 0x13,
  85. .bit = 0x04,
  86. }, /* FLD3 */
  87. {
  88. .address = 0x34,
  89. .reg = 0x10,
  90. .bit = 0x03,
  91. }, /* BUC1 */
  92. {
  93. .address = 0x38,
  94. .reg = 0x10,
  95. .bit = 0x06,
  96. }, /* BUC2 */
  97. {
  98. .address = 0x3c,
  99. .reg = 0x10,
  100. .bit = 0x05,
  101. }, /* BUC3 */
  102. {
  103. .address = 0x40,
  104. .reg = 0x10,
  105. .bit = 0x04,
  106. }, /* BUC4 */
  107. {
  108. .address = 0x44,
  109. .reg = 0x10,
  110. .bit = 0x01,
  111. }, /* BUC5 */
  112. {
  113. .address = 0x48,
  114. .reg = 0x10,
  115. .bit = 0x00
  116. }, /* BUC6 */
  117. {
  118. .address = 0x4c,
  119. .reg = 0x92,
  120. }, /* GPI1 */
  121. };
  122. /* TMP0 - TMP5 are the same, all from GPADC */
  123. static struct pmic_table thermal_table[] = {
  124. {
  125. .address = 0x00,
  126. .reg = XPOWER_GPADC_LOW
  127. },
  128. {
  129. .address = 0x0c,
  130. .reg = XPOWER_GPADC_LOW
  131. },
  132. {
  133. .address = 0x18,
  134. .reg = XPOWER_GPADC_LOW
  135. },
  136. {
  137. .address = 0x24,
  138. .reg = XPOWER_GPADC_LOW
  139. },
  140. {
  141. .address = 0x30,
  142. .reg = XPOWER_GPADC_LOW
  143. },
  144. {
  145. .address = 0x3c,
  146. .reg = XPOWER_GPADC_LOW
  147. },
  148. };
  149. static int intel_xpower_pmic_get_power(struct regmap *regmap, int reg,
  150. int bit, u64 *value)
  151. {
  152. int data;
  153. if (regmap_read(regmap, reg, &data))
  154. return -EIO;
  155. /* GPIO1 LDO regulator needs special handling */
  156. if (reg == XPOWER_GPI1_CTRL)
  157. *value = ((data & GPI1_LDO_MASK) == GPI1_LDO_ON);
  158. else
  159. *value = (data & BIT(bit)) ? 1 : 0;
  160. return 0;
  161. }
  162. static int intel_xpower_pmic_update_power(struct regmap *regmap, int reg,
  163. int bit, bool on)
  164. {
  165. int data, ret;
  166. /* GPIO1 LDO regulator needs special handling */
  167. if (reg == XPOWER_GPI1_CTRL)
  168. return regmap_update_bits(regmap, reg, GPI1_LDO_MASK,
  169. on ? GPI1_LDO_ON : GPI1_LDO_OFF);
  170. ret = iosf_mbi_block_punit_i2c_access();
  171. if (ret)
  172. return ret;
  173. if (regmap_read(regmap, reg, &data)) {
  174. ret = -EIO;
  175. goto out;
  176. }
  177. if (on)
  178. data |= BIT(bit);
  179. else
  180. data &= ~BIT(bit);
  181. if (regmap_write(regmap, reg, data))
  182. ret = -EIO;
  183. out:
  184. iosf_mbi_unblock_punit_i2c_access();
  185. return ret;
  186. }
  187. /**
  188. * intel_xpower_pmic_get_raw_temp(): Get raw temperature reading from the PMIC
  189. *
  190. * @regmap: regmap of the PMIC device
  191. * @reg: register to get the reading
  192. *
  193. * Return a positive value on success, errno on failure.
  194. */
  195. static int intel_xpower_pmic_get_raw_temp(struct regmap *regmap, int reg)
  196. {
  197. u8 buf[2];
  198. int ret;
  199. ret = regmap_write(regmap, AXP288_ADC_TS_PIN_CTRL,
  200. AXP288_ADC_TS_PIN_GPADC);
  201. if (ret)
  202. return ret;
  203. /* After switching to the GPADC pin give things some time to settle */
  204. usleep_range(6000, 10000);
  205. ret = regmap_bulk_read(regmap, AXP288_GP_ADC_H, buf, 2);
  206. if (ret == 0)
  207. ret = (buf[0] << 4) + ((buf[1] >> 4) & 0x0f);
  208. regmap_write(regmap, AXP288_ADC_TS_PIN_CTRL, AXP288_ADC_TS_PIN_ON);
  209. return ret;
  210. }
  211. static struct intel_pmic_opregion_data intel_xpower_pmic_opregion_data = {
  212. .get_power = intel_xpower_pmic_get_power,
  213. .update_power = intel_xpower_pmic_update_power,
  214. .get_raw_temp = intel_xpower_pmic_get_raw_temp,
  215. .power_table = power_table,
  216. .power_table_count = ARRAY_SIZE(power_table),
  217. .thermal_table = thermal_table,
  218. .thermal_table_count = ARRAY_SIZE(thermal_table),
  219. };
  220. static acpi_status intel_xpower_pmic_gpio_handler(u32 function,
  221. acpi_physical_address address, u32 bit_width, u64 *value,
  222. void *handler_context, void *region_context)
  223. {
  224. return AE_OK;
  225. }
  226. static int intel_xpower_pmic_opregion_probe(struct platform_device *pdev)
  227. {
  228. struct device *parent = pdev->dev.parent;
  229. struct axp20x_dev *axp20x = dev_get_drvdata(parent);
  230. acpi_status status;
  231. int result;
  232. status = acpi_install_address_space_handler(ACPI_HANDLE(parent),
  233. ACPI_ADR_SPACE_GPIO, intel_xpower_pmic_gpio_handler,
  234. NULL, NULL);
  235. if (ACPI_FAILURE(status))
  236. return -ENODEV;
  237. result = intel_pmic_install_opregion_handler(&pdev->dev,
  238. ACPI_HANDLE(parent), axp20x->regmap,
  239. &intel_xpower_pmic_opregion_data);
  240. if (result)
  241. acpi_remove_address_space_handler(ACPI_HANDLE(parent),
  242. ACPI_ADR_SPACE_GPIO,
  243. intel_xpower_pmic_gpio_handler);
  244. return result;
  245. }
  246. static struct platform_driver intel_xpower_pmic_opregion_driver = {
  247. .probe = intel_xpower_pmic_opregion_probe,
  248. .driver = {
  249. .name = "axp288_pmic_acpi",
  250. },
  251. };
  252. builtin_platform_driver(intel_xpower_pmic_opregion_driver);