xlp_svp.dts 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * XLP3XX Device Tree Source for SVP boards
  4. */
  5. /dts-v1/;
  6. / {
  7. model = "netlogic,XLP-SVP";
  8. compatible = "netlogic,xlp";
  9. #address-cells = <2>;
  10. #size-cells = <2>;
  11. soc {
  12. #address-cells = <2>;
  13. #size-cells = <1>;
  14. compatible = "simple-bus";
  15. ranges = <0 0 0 0x18000000 0x04000000 // PCIe CFG
  16. 1 0 0 0x16000000 0x02000000>; // GBU chipselects
  17. serial0: serial@30000 {
  18. device_type = "serial";
  19. compatible = "ns16550";
  20. reg = <0 0x30100 0xa00>;
  21. reg-shift = <2>;
  22. reg-io-width = <4>;
  23. clock-frequency = <133333333>;
  24. interrupt-parent = <&pic>;
  25. interrupts = <17>;
  26. };
  27. serial1: serial@31000 {
  28. device_type = "serial";
  29. compatible = "ns16550";
  30. reg = <0 0x31100 0xa00>;
  31. reg-shift = <2>;
  32. reg-io-width = <4>;
  33. clock-frequency = <133333333>;
  34. interrupt-parent = <&pic>;
  35. interrupts = <18>;
  36. };
  37. i2c0: ocores@32000 {
  38. compatible = "opencores,i2c-ocores";
  39. #address-cells = <1>;
  40. #size-cells = <0>;
  41. reg = <0 0x32100 0xa00>;
  42. reg-shift = <2>;
  43. reg-io-width = <4>;
  44. clock-frequency = <32000000>;
  45. interrupt-parent = <&pic>;
  46. interrupts = <30>;
  47. };
  48. i2c1: ocores@33000 {
  49. compatible = "opencores,i2c-ocores";
  50. #address-cells = <1>;
  51. #size-cells = <0>;
  52. reg = <0 0x33100 0xa00>;
  53. reg-shift = <2>;
  54. reg-io-width = <4>;
  55. clock-frequency = <32000000>;
  56. interrupt-parent = <&pic>;
  57. interrupts = <31>;
  58. rtc@68 {
  59. compatible = "dallas,ds1374";
  60. reg = <0x68>;
  61. };
  62. dtt@4c {
  63. compatible = "national,lm90";
  64. reg = <0x4c>;
  65. };
  66. };
  67. pic: pic@4000 {
  68. compatible = "netlogic,xlp-pic";
  69. #address-cells = <0>;
  70. #interrupt-cells = <1>;
  71. reg = <0 0x4000 0x200>;
  72. interrupt-controller;
  73. };
  74. nor_flash@1,0 {
  75. compatible = "cfi-flash";
  76. #address-cells = <1>;
  77. #size-cells = <1>;
  78. bank-width = <2>;
  79. reg = <1 0 0x1000000>;
  80. partition@0 {
  81. label = "x-loader";
  82. reg = <0x0 0x100000>; /* 1M */
  83. read-only;
  84. };
  85. partition@100000 {
  86. label = "u-boot";
  87. reg = <0x100000 0x100000>; /* 1M */
  88. };
  89. partition@200000 {
  90. label = "kernel";
  91. reg = <0x200000 0x500000>; /* 5M */
  92. };
  93. partition@700000 {
  94. label = "rootfs";
  95. reg = <0x700000 0x800000>; /* 8M */
  96. };
  97. partition@f00000 {
  98. label = "env";
  99. reg = <0xf00000 0x100000>; /* 1M */
  100. read-only;
  101. };
  102. };
  103. gpio: xlp_gpio@34100 {
  104. compatible = "netlogic,xlp316-gpio";
  105. reg = <0 0x34100 0x1000>;
  106. #gpio-cells = <2>;
  107. gpio-controller;
  108. #interrupt-cells = <2>;
  109. interrupt-parent = <&pic>;
  110. interrupts = <39>;
  111. interrupt-controller;
  112. };
  113. };
  114. chosen {
  115. bootargs = "console=ttyS0,115200 rdinit=/sbin/init";
  116. };
  117. };