ckmmu.h 1.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. // Copyright (C) 2018 Hangzhou C-SKY Microsystems co.,ltd.
  3. #ifndef __ASM_CSKY_CKMMUV1_H
  4. #define __ASM_CSKY_CKMMUV1_H
  5. #include <abi/reg_ops.h>
  6. static inline int read_mmu_index(void)
  7. {
  8. return cprcr("cpcr0");
  9. }
  10. static inline void write_mmu_index(int value)
  11. {
  12. cpwcr("cpcr0", value);
  13. }
  14. static inline int read_mmu_entrylo0(void)
  15. {
  16. return cprcr("cpcr2") << 6;
  17. }
  18. static inline int read_mmu_entrylo1(void)
  19. {
  20. return cprcr("cpcr3") << 6;
  21. }
  22. static inline void write_mmu_pagemask(int value)
  23. {
  24. cpwcr("cpcr6", value);
  25. }
  26. static inline int read_mmu_entryhi(void)
  27. {
  28. return cprcr("cpcr4");
  29. }
  30. static inline void write_mmu_entryhi(int value)
  31. {
  32. cpwcr("cpcr4", value);
  33. }
  34. /*
  35. * TLB operations.
  36. */
  37. static inline void tlb_probe(void)
  38. {
  39. cpwcr("cpcr8", 0x80000000);
  40. }
  41. static inline void tlb_read(void)
  42. {
  43. cpwcr("cpcr8", 0x40000000);
  44. }
  45. static inline void tlb_invalid_all(void)
  46. {
  47. cpwcr("cpcr8", 0x04000000);
  48. }
  49. static inline void tlb_invalid_indexed(void)
  50. {
  51. cpwcr("cpcr8", 0x02000000);
  52. }
  53. static inline void setup_pgd(unsigned long pgd, bool kernel)
  54. {
  55. cpwcr("cpcr29", pgd);
  56. }
  57. static inline unsigned long get_pgd(void)
  58. {
  59. return cprcr("cpcr29");
  60. }
  61. #endif /* __ASM_CSKY_CKMMUV1_H */