socfpga_stratix10_socdk.dts 3.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189
  1. /*
  2. * Copyright Altera Corporation (C) 2015. All rights reserved.
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms and conditions of the GNU General Public License,
  6. * version 2, as published by the Free Software Foundation.
  7. *
  8. * This program is distributed in the hope it will be useful, but WITHOUT
  9. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  10. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  11. * more details.
  12. *
  13. * You should have received a copy of the GNU General Public License along with
  14. * this program. If not, see <http://www.gnu.org/licenses/>.
  15. */
  16. #include "socfpga_stratix10.dtsi"
  17. / {
  18. model = "SoCFPGA Stratix 10 SoCDK";
  19. aliases {
  20. serial0 = &uart0;
  21. ethernet0 = &gmac0;
  22. ethernet1 = &gmac1;
  23. ethernet2 = &gmac2;
  24. };
  25. chosen {
  26. stdout-path = "serial0:115200n8";
  27. };
  28. leds {
  29. compatible = "gpio-leds";
  30. hps0 {
  31. label = "hps_led0";
  32. gpios = <&portb 20 GPIO_ACTIVE_HIGH>;
  33. };
  34. hps1 {
  35. label = "hps_led1";
  36. gpios = <&portb 19 GPIO_ACTIVE_HIGH>;
  37. };
  38. hps2 {
  39. label = "hps_led2";
  40. gpios = <&portb 21 GPIO_ACTIVE_HIGH>;
  41. };
  42. };
  43. memory {
  44. device_type = "memory";
  45. /* We expect the bootloader to fill in the reg */
  46. reg = <0 0 0 0>;
  47. };
  48. ref_033v: 033-v-ref {
  49. compatible = "regulator-fixed";
  50. regulator-name = "0.33V";
  51. regulator-min-microvolt = <330000>;
  52. regulator-max-microvolt = <330000>;
  53. };
  54. soc {
  55. clocks {
  56. osc1 {
  57. clock-frequency = <25000000>;
  58. };
  59. };
  60. };
  61. };
  62. &gpio1 {
  63. status = "okay";
  64. };
  65. &gmac0 {
  66. status = "okay";
  67. phy-mode = "rgmii";
  68. phy-handle = <&phy0>;
  69. max-frame-size = <9000>;
  70. mdio0 {
  71. #address-cells = <1>;
  72. #size-cells = <0>;
  73. compatible = "snps,dwmac-mdio";
  74. phy0: ethernet-phy@0 {
  75. reg = <4>;
  76. txd0-skew-ps = <0>; /* -420ps */
  77. txd1-skew-ps = <0>; /* -420ps */
  78. txd2-skew-ps = <0>; /* -420ps */
  79. txd3-skew-ps = <0>; /* -420ps */
  80. rxd0-skew-ps = <420>; /* 0ps */
  81. rxd1-skew-ps = <420>; /* 0ps */
  82. rxd2-skew-ps = <420>; /* 0ps */
  83. rxd3-skew-ps = <420>; /* 0ps */
  84. txen-skew-ps = <0>; /* -420ps */
  85. txc-skew-ps = <900>; /* 0ps */
  86. rxdv-skew-ps = <420>; /* 0ps */
  87. rxc-skew-ps = <1680>; /* 780ps */
  88. };
  89. };
  90. };
  91. &mmc {
  92. status = "okay";
  93. cap-sd-highspeed;
  94. broken-cd;
  95. bus-width = <4>;
  96. };
  97. &uart0 {
  98. status = "okay";
  99. };
  100. &usb0 {
  101. status = "okay";
  102. disable-over-current;
  103. };
  104. &watchdog0 {
  105. status = "okay";
  106. };
  107. &i2c1 {
  108. status = "okay";
  109. clock-frequency = <100000>;
  110. i2c-sda-falling-time-ns = <890>; /* hcnt */
  111. i2c-sdl-falling-time-ns = <890>; /* lcnt */
  112. adc@14 {
  113. compatible = "lltc,ltc2497";
  114. reg = <0x14>;
  115. vref-supply = <&ref_033v>;
  116. };
  117. temp@4c {
  118. compatible = "maxim,max1619";
  119. reg = <0x4c>;
  120. };
  121. eeprom@51 {
  122. compatible = "atmel,24c32";
  123. reg = <0x51>;
  124. pagesize = <32>;
  125. };
  126. rtc@68 {
  127. compatible = "dallas,ds1339";
  128. reg = <0x68>;
  129. };
  130. };
  131. &qspi {
  132. flash@0 {
  133. #address-cells = <1>;
  134. #size-cells = <1>;
  135. compatible = "n25q00a";
  136. reg = <0>;
  137. spi-max-frequency = <50000000>;
  138. m25p,fast-read;
  139. cdns,page-size = <256>;
  140. cdns,block-size = <16>;
  141. cdns,read-delay = <1>;
  142. cdns,tshsl-ns = <50>;
  143. cdns,tsd2d-ns = <50>;
  144. cdns,tchsh-ns = <4>;
  145. cdns,tslch-ns = <4>;
  146. partitions {
  147. compatible = "fixed-partitions";
  148. #address-cells = <1>;
  149. #size-cells = <1>;
  150. qspi_boot: partition@0 {
  151. label = "Boot and fpga data";
  152. reg = <0x0 0x4000000>;
  153. };
  154. qspi_rootfs: partition@4000000 {
  155. label = "Root Filesystem - JFFS2";
  156. reg = <0x4000000 0x4000000>;
  157. };
  158. };
  159. };
  160. };