pm-core.h 2.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Copyright 2008 Simtec Electronics
  4. * Ben Dooks <ben@simtec.co.uk>
  5. * http://armlinux.simtec.co.uk/
  6. *
  7. * S3C24xx - PM core support for arch/arm/plat-s3c/pm.c
  8. */
  9. #include <linux/delay.h>
  10. #include <linux/io.h>
  11. #include "regs-clock.h"
  12. #include "regs-irq.h"
  13. static inline void s3c_pm_debug_init_uart(void)
  14. {
  15. unsigned long tmp = __raw_readl(S3C2410_CLKCON);
  16. /* re-start uart clocks */
  17. tmp |= S3C2410_CLKCON_UART0;
  18. tmp |= S3C2410_CLKCON_UART1;
  19. tmp |= S3C2410_CLKCON_UART2;
  20. __raw_writel(tmp, S3C2410_CLKCON);
  21. udelay(10);
  22. }
  23. static inline void s3c_pm_arch_prepare_irqs(void)
  24. {
  25. __raw_writel(s3c_irqwake_intmask, S3C2410_INTMSK);
  26. __raw_writel(s3c_irqwake_eintmask, S3C2410_EINTMASK);
  27. /* ack any outstanding external interrupts before we go to sleep */
  28. __raw_writel(__raw_readl(S3C2410_EINTPEND), S3C2410_EINTPEND);
  29. __raw_writel(__raw_readl(S3C2410_INTPND), S3C2410_INTPND);
  30. __raw_writel(__raw_readl(S3C2410_SRCPND), S3C2410_SRCPND);
  31. }
  32. static inline void s3c_pm_arch_stop_clocks(void)
  33. {
  34. __raw_writel(0x00, S3C2410_CLKCON); /* turn off clocks over sleep */
  35. }
  36. /* s3c2410_pm_show_resume_irqs
  37. *
  38. * print any IRQs asserted at resume time (ie, we woke from)
  39. */
  40. static inline void s3c_pm_show_resume_irqs(int start, unsigned long which,
  41. unsigned long mask)
  42. {
  43. int i;
  44. which &= ~mask;
  45. for (i = 0; i <= 31; i++) {
  46. if (which & (1L<<i)) {
  47. S3C_PMDBG("IRQ %d asserted at resume\n", start+i);
  48. }
  49. }
  50. }
  51. static inline void s3c_pm_arch_show_resume_irqs(void)
  52. {
  53. S3C_PMDBG("post sleep: IRQs 0x%08x, 0x%08x\n",
  54. __raw_readl(S3C2410_SRCPND),
  55. __raw_readl(S3C2410_EINTPEND));
  56. s3c_pm_show_resume_irqs(IRQ_EINT0, __raw_readl(S3C2410_SRCPND),
  57. s3c_irqwake_intmask);
  58. s3c_pm_show_resume_irqs(IRQ_EINT4-4, __raw_readl(S3C2410_EINTPEND),
  59. s3c_irqwake_eintmask);
  60. }
  61. static inline void s3c_pm_arch_update_uart(void __iomem *regs,
  62. struct pm_uart_save *save)
  63. {
  64. }
  65. static inline void s3c_pm_restored_gpios(void) { }
  66. static inline void samsung_pm_saved_gpios(void) { }
  67. /* state for IRQs over sleep */
  68. /* default is to allow for EINT0..EINT15, and IRQ_RTC as wakeup sources
  69. *
  70. * set bit to 1 in allow bitfield to enable the wakeup settings on it
  71. */
  72. #ifdef CONFIG_PM_SLEEP
  73. #define s3c_irqwake_intallow (1L << 30 | 0xfL)
  74. #define s3c_irqwake_eintallow (0x0000fff0L)
  75. #else
  76. #define s3c_irqwake_eintallow 0
  77. #define s3c_irqwake_intallow 0
  78. #endif