b53_mmap.c 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273
  1. /*
  2. * B53 register access through memory mapped registers
  3. *
  4. * Copyright (C) 2012-2013 Jonas Gorski <jogo@openwrt.org>
  5. *
  6. * Permission to use, copy, modify, and/or distribute this software for any
  7. * purpose with or without fee is hereby granted, provided that the above
  8. * copyright notice and this permission notice appear in all copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  11. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  12. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  13. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  14. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  15. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  16. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <linux/kernel.h>
  19. #include <linux/kconfig.h>
  20. #include <linux/module.h>
  21. #include <linux/io.h>
  22. #include <linux/platform_device.h>
  23. #include <linux/platform_data/b53.h>
  24. #include "b53_priv.h"
  25. struct b53_mmap_priv {
  26. void __iomem *regs;
  27. };
  28. static int b53_mmap_read8(struct b53_device *dev, u8 page, u8 reg, u8 *val)
  29. {
  30. u8 __iomem *regs = dev->priv;
  31. *val = readb(regs + (page << 8) + reg);
  32. return 0;
  33. }
  34. static int b53_mmap_read16(struct b53_device *dev, u8 page, u8 reg, u16 *val)
  35. {
  36. u8 __iomem *regs = dev->priv;
  37. if (WARN_ON(reg % 2))
  38. return -EINVAL;
  39. if (dev->pdata && dev->pdata->big_endian)
  40. *val = ioread16be(regs + (page << 8) + reg);
  41. else
  42. *val = readw(regs + (page << 8) + reg);
  43. return 0;
  44. }
  45. static int b53_mmap_read32(struct b53_device *dev, u8 page, u8 reg, u32 *val)
  46. {
  47. u8 __iomem *regs = dev->priv;
  48. if (WARN_ON(reg % 4))
  49. return -EINVAL;
  50. if (dev->pdata && dev->pdata->big_endian)
  51. *val = ioread32be(regs + (page << 8) + reg);
  52. else
  53. *val = readl(regs + (page << 8) + reg);
  54. return 0;
  55. }
  56. static int b53_mmap_read48(struct b53_device *dev, u8 page, u8 reg, u64 *val)
  57. {
  58. u8 __iomem *regs = dev->priv;
  59. if (WARN_ON(reg % 2))
  60. return -EINVAL;
  61. if (reg % 4) {
  62. u16 lo;
  63. u32 hi;
  64. if (dev->pdata && dev->pdata->big_endian) {
  65. lo = ioread16be(regs + (page << 8) + reg);
  66. hi = ioread32be(regs + (page << 8) + reg + 2);
  67. } else {
  68. lo = readw(regs + (page << 8) + reg);
  69. hi = readl(regs + (page << 8) + reg + 2);
  70. }
  71. *val = ((u64)hi << 16) | lo;
  72. } else {
  73. u32 lo;
  74. u16 hi;
  75. if (dev->pdata && dev->pdata->big_endian) {
  76. lo = ioread32be(regs + (page << 8) + reg);
  77. hi = ioread16be(regs + (page << 8) + reg + 4);
  78. } else {
  79. lo = readl(regs + (page << 8) + reg);
  80. hi = readw(regs + (page << 8) + reg + 4);
  81. }
  82. *val = ((u64)hi << 32) | lo;
  83. }
  84. return 0;
  85. }
  86. static int b53_mmap_read64(struct b53_device *dev, u8 page, u8 reg, u64 *val)
  87. {
  88. u8 __iomem *regs = dev->priv;
  89. u32 hi, lo;
  90. if (WARN_ON(reg % 4))
  91. return -EINVAL;
  92. if (dev->pdata && dev->pdata->big_endian) {
  93. lo = ioread32be(regs + (page << 8) + reg);
  94. hi = ioread32be(regs + (page << 8) + reg + 4);
  95. } else {
  96. lo = readl(regs + (page << 8) + reg);
  97. hi = readl(regs + (page << 8) + reg + 4);
  98. }
  99. *val = ((u64)hi << 32) | lo;
  100. return 0;
  101. }
  102. static int b53_mmap_write8(struct b53_device *dev, u8 page, u8 reg, u8 value)
  103. {
  104. u8 __iomem *regs = dev->priv;
  105. writeb(value, regs + (page << 8) + reg);
  106. return 0;
  107. }
  108. static int b53_mmap_write16(struct b53_device *dev, u8 page, u8 reg,
  109. u16 value)
  110. {
  111. u8 __iomem *regs = dev->priv;
  112. if (WARN_ON(reg % 2))
  113. return -EINVAL;
  114. if (dev->pdata && dev->pdata->big_endian)
  115. iowrite16be(value, regs + (page << 8) + reg);
  116. else
  117. writew(value, regs + (page << 8) + reg);
  118. return 0;
  119. }
  120. static int b53_mmap_write32(struct b53_device *dev, u8 page, u8 reg,
  121. u32 value)
  122. {
  123. u8 __iomem *regs = dev->priv;
  124. if (WARN_ON(reg % 4))
  125. return -EINVAL;
  126. if (dev->pdata && dev->pdata->big_endian)
  127. iowrite32be(value, regs + (page << 8) + reg);
  128. else
  129. writel(value, regs + (page << 8) + reg);
  130. return 0;
  131. }
  132. static int b53_mmap_write48(struct b53_device *dev, u8 page, u8 reg,
  133. u64 value)
  134. {
  135. if (WARN_ON(reg % 2))
  136. return -EINVAL;
  137. if (reg % 4) {
  138. u32 hi = (u32)(value >> 16);
  139. u16 lo = (u16)value;
  140. b53_mmap_write16(dev, page, reg, lo);
  141. b53_mmap_write32(dev, page, reg + 2, hi);
  142. } else {
  143. u16 hi = (u16)(value >> 32);
  144. u32 lo = (u32)value;
  145. b53_mmap_write32(dev, page, reg, lo);
  146. b53_mmap_write16(dev, page, reg + 4, hi);
  147. }
  148. return 0;
  149. }
  150. static int b53_mmap_write64(struct b53_device *dev, u8 page, u8 reg,
  151. u64 value)
  152. {
  153. u32 hi, lo;
  154. hi = upper_32_bits(value);
  155. lo = lower_32_bits(value);
  156. if (WARN_ON(reg % 4))
  157. return -EINVAL;
  158. b53_mmap_write32(dev, page, reg, lo);
  159. b53_mmap_write32(dev, page, reg + 4, hi);
  160. return 0;
  161. }
  162. static const struct b53_io_ops b53_mmap_ops = {
  163. .read8 = b53_mmap_read8,
  164. .read16 = b53_mmap_read16,
  165. .read32 = b53_mmap_read32,
  166. .read48 = b53_mmap_read48,
  167. .read64 = b53_mmap_read64,
  168. .write8 = b53_mmap_write8,
  169. .write16 = b53_mmap_write16,
  170. .write32 = b53_mmap_write32,
  171. .write48 = b53_mmap_write48,
  172. .write64 = b53_mmap_write64,
  173. };
  174. static int b53_mmap_probe(struct platform_device *pdev)
  175. {
  176. struct b53_platform_data *pdata = pdev->dev.platform_data;
  177. struct b53_device *dev;
  178. if (!pdata)
  179. return -EINVAL;
  180. dev = b53_switch_alloc(&pdev->dev, &b53_mmap_ops, pdata->regs);
  181. if (!dev)
  182. return -ENOMEM;
  183. dev->pdata = pdata;
  184. platform_set_drvdata(pdev, dev);
  185. return b53_switch_register(dev);
  186. }
  187. static int b53_mmap_remove(struct platform_device *pdev)
  188. {
  189. struct b53_device *dev = platform_get_drvdata(pdev);
  190. if (dev)
  191. b53_switch_remove(dev);
  192. return 0;
  193. }
  194. static const struct of_device_id b53_mmap_of_table[] = {
  195. { .compatible = "brcm,bcm3384-switch" },
  196. { .compatible = "brcm,bcm6328-switch" },
  197. { .compatible = "brcm,bcm6368-switch" },
  198. { .compatible = "brcm,bcm63xx-switch" },
  199. { /* sentinel */ },
  200. };
  201. static struct platform_driver b53_mmap_driver = {
  202. .probe = b53_mmap_probe,
  203. .remove = b53_mmap_remove,
  204. .driver = {
  205. .name = "b53-switch",
  206. .of_match_table = b53_mmap_of_table,
  207. },
  208. };
  209. module_platform_driver(b53_mmap_driver);
  210. MODULE_AUTHOR("Jonas Gorski <jogo@openwrt.org>");
  211. MODULE_DESCRIPTION("B53 MMAP access driver");
  212. MODULE_LICENSE("Dual BSD/GPL");