amdgpu_sched.c 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134
  1. /*
  2. * Copyright 2015 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. *
  23. */
  24. #include <linux/kthread.h>
  25. #include <linux/wait.h>
  26. #include <linux/sched.h>
  27. #include <drm/drmP.h>
  28. #include "amdgpu.h"
  29. static int amdgpu_sched_prepare_job(struct amd_gpu_scheduler *sched,
  30. struct amd_context_entity *c_entity,
  31. void *job)
  32. {
  33. int r = 0;
  34. struct amdgpu_cs_parser *sched_job = (struct amdgpu_cs_parser *)job;
  35. if (sched_job->prepare_job) {
  36. r = sched_job->prepare_job(sched_job);
  37. if (r) {
  38. DRM_ERROR("Prepare job error\n");
  39. schedule_work(&sched_job->job_work);
  40. }
  41. }
  42. return r;
  43. }
  44. static void amdgpu_sched_run_job(struct amd_gpu_scheduler *sched,
  45. struct amd_context_entity *c_entity,
  46. void *job)
  47. {
  48. int r = 0;
  49. struct amdgpu_cs_parser *sched_job = (struct amdgpu_cs_parser *)job;
  50. mutex_lock(&sched_job->job_lock);
  51. r = amdgpu_ib_schedule(sched_job->adev,
  52. sched_job->num_ibs,
  53. sched_job->ibs,
  54. sched_job->filp);
  55. if (r)
  56. goto err;
  57. if (sched_job->run_job) {
  58. r = sched_job->run_job(sched_job);
  59. if (r)
  60. goto err;
  61. }
  62. amd_sched_emit(c_entity, sched_job->ibs[sched_job->num_ibs - 1].sequence);
  63. mutex_unlock(&sched_job->job_lock);
  64. return;
  65. err:
  66. DRM_ERROR("Run job error\n");
  67. mutex_unlock(&sched_job->job_lock);
  68. schedule_work(&sched_job->job_work);
  69. }
  70. static void amdgpu_sched_process_job(struct amd_gpu_scheduler *sched, void *job)
  71. {
  72. struct amdgpu_cs_parser *sched_job = NULL;
  73. struct amdgpu_fence *fence = NULL;
  74. struct amdgpu_ring *ring = NULL;
  75. struct amdgpu_device *adev = NULL;
  76. if (!job)
  77. return;
  78. sched_job = (struct amdgpu_cs_parser *)job;
  79. fence = sched_job->ibs[sched_job->num_ibs - 1].fence;
  80. if (!fence)
  81. return;
  82. ring = fence->ring;
  83. adev = ring->adev;
  84. schedule_work(&sched_job->job_work);
  85. }
  86. struct amd_sched_backend_ops amdgpu_sched_ops = {
  87. .prepare_job = amdgpu_sched_prepare_job,
  88. .run_job = amdgpu_sched_run_job,
  89. .process_job = amdgpu_sched_process_job
  90. };
  91. int amdgpu_sched_ib_submit_kernel_helper(struct amdgpu_device *adev,
  92. struct amdgpu_ring *ring,
  93. struct amdgpu_ib *ibs,
  94. unsigned num_ibs,
  95. int (*free_job)(struct amdgpu_cs_parser *),
  96. void *owner,
  97. struct fence **f)
  98. {
  99. int r = 0;
  100. if (amdgpu_enable_scheduler) {
  101. struct amdgpu_cs_parser *sched_job =
  102. amdgpu_cs_parser_create(adev,
  103. owner,
  104. adev->kernel_ctx,
  105. ibs, 1);
  106. if(!sched_job) {
  107. return -ENOMEM;
  108. }
  109. sched_job->free_job = free_job;
  110. ibs[num_ibs - 1].sequence = amd_sched_push_job(ring->scheduler,
  111. &adev->kernel_ctx->rings[ring->idx].c_entity,
  112. sched_job);
  113. r = amd_sched_wait_emit(
  114. &adev->kernel_ctx->rings[ring->idx].c_entity,
  115. ibs[num_ibs - 1].sequence, false, -1);
  116. if (r)
  117. WARN(true, "emit timeout\n");
  118. } else
  119. r = amdgpu_ib_schedule(adev, 1, ibs, owner);
  120. if (r)
  121. return r;
  122. *f = &ibs[num_ibs - 1].fence->base;
  123. return 0;
  124. }