amdgpu_fb.c 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404
  1. /*
  2. * Copyright © 2007 David Airlie
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice (including the next
  12. * paragraph) shall be included in all copies or substantial portions of the
  13. * Software.
  14. *
  15. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  18. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  19. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  20. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  21. * DEALINGS IN THE SOFTWARE.
  22. *
  23. * Authors:
  24. * David Airlie
  25. */
  26. #include <linux/module.h>
  27. #include <linux/slab.h>
  28. #include <linux/fb.h>
  29. #include <drm/drmP.h>
  30. #include <drm/drm_crtc.h>
  31. #include <drm/drm_crtc_helper.h>
  32. #include <drm/amdgpu_drm.h>
  33. #include "amdgpu.h"
  34. #include "cikd.h"
  35. #include <drm/drm_fb_helper.h>
  36. #include <linux/vga_switcheroo.h>
  37. /* object hierarchy -
  38. this contains a helper + a amdgpu fb
  39. the helper contains a pointer to amdgpu framebuffer baseclass.
  40. */
  41. struct amdgpu_fbdev {
  42. struct drm_fb_helper helper;
  43. struct amdgpu_framebuffer rfb;
  44. struct list_head fbdev_list;
  45. struct amdgpu_device *adev;
  46. };
  47. static struct fb_ops amdgpufb_ops = {
  48. .owner = THIS_MODULE,
  49. .fb_check_var = drm_fb_helper_check_var,
  50. .fb_set_par = drm_fb_helper_set_par,
  51. .fb_fillrect = drm_fb_helper_cfb_fillrect,
  52. .fb_copyarea = drm_fb_helper_cfb_copyarea,
  53. .fb_imageblit = drm_fb_helper_cfb_imageblit,
  54. .fb_pan_display = drm_fb_helper_pan_display,
  55. .fb_blank = drm_fb_helper_blank,
  56. .fb_setcmap = drm_fb_helper_setcmap,
  57. .fb_debug_enter = drm_fb_helper_debug_enter,
  58. .fb_debug_leave = drm_fb_helper_debug_leave,
  59. };
  60. int amdgpu_align_pitch(struct amdgpu_device *adev, int width, int bpp, bool tiled)
  61. {
  62. int aligned = width;
  63. int pitch_mask = 0;
  64. switch (bpp / 8) {
  65. case 1:
  66. pitch_mask = 255;
  67. break;
  68. case 2:
  69. pitch_mask = 127;
  70. break;
  71. case 3:
  72. case 4:
  73. pitch_mask = 63;
  74. break;
  75. }
  76. aligned += pitch_mask;
  77. aligned &= ~pitch_mask;
  78. return aligned;
  79. }
  80. static void amdgpufb_destroy_pinned_object(struct drm_gem_object *gobj)
  81. {
  82. struct amdgpu_bo *rbo = gem_to_amdgpu_bo(gobj);
  83. int ret;
  84. ret = amdgpu_bo_reserve(rbo, false);
  85. if (likely(ret == 0)) {
  86. amdgpu_bo_kunmap(rbo);
  87. amdgpu_bo_unpin(rbo);
  88. amdgpu_bo_unreserve(rbo);
  89. }
  90. drm_gem_object_unreference_unlocked(gobj);
  91. }
  92. static int amdgpufb_create_pinned_object(struct amdgpu_fbdev *rfbdev,
  93. struct drm_mode_fb_cmd2 *mode_cmd,
  94. struct drm_gem_object **gobj_p)
  95. {
  96. struct amdgpu_device *adev = rfbdev->adev;
  97. struct drm_gem_object *gobj = NULL;
  98. struct amdgpu_bo *rbo = NULL;
  99. bool fb_tiled = false; /* useful for testing */
  100. u32 tiling_flags = 0;
  101. int ret;
  102. int aligned_size, size;
  103. int height = mode_cmd->height;
  104. u32 bpp, depth;
  105. drm_fb_get_bpp_depth(mode_cmd->pixel_format, &depth, &bpp);
  106. /* need to align pitch with crtc limits */
  107. mode_cmd->pitches[0] = amdgpu_align_pitch(adev, mode_cmd->width, bpp,
  108. fb_tiled) * ((bpp + 1) / 8);
  109. height = ALIGN(mode_cmd->height, 8);
  110. size = mode_cmd->pitches[0] * height;
  111. aligned_size = ALIGN(size, PAGE_SIZE);
  112. ret = amdgpu_gem_object_create(adev, aligned_size, 0,
  113. AMDGPU_GEM_DOMAIN_VRAM,
  114. AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED,
  115. true, &gobj);
  116. if (ret) {
  117. printk(KERN_ERR "failed to allocate framebuffer (%d)\n",
  118. aligned_size);
  119. return -ENOMEM;
  120. }
  121. rbo = gem_to_amdgpu_bo(gobj);
  122. if (fb_tiled)
  123. tiling_flags = AMDGPU_TILING_SET(ARRAY_MODE, GRPH_ARRAY_2D_TILED_THIN1);
  124. ret = amdgpu_bo_reserve(rbo, false);
  125. if (unlikely(ret != 0))
  126. goto out_unref;
  127. if (tiling_flags) {
  128. ret = amdgpu_bo_set_tiling_flags(rbo,
  129. tiling_flags);
  130. if (ret)
  131. dev_err(adev->dev, "FB failed to set tiling flags\n");
  132. }
  133. ret = amdgpu_bo_pin_restricted(rbo, AMDGPU_GEM_DOMAIN_VRAM, 0, 0, NULL);
  134. if (ret) {
  135. amdgpu_bo_unreserve(rbo);
  136. goto out_unref;
  137. }
  138. ret = amdgpu_bo_kmap(rbo, NULL);
  139. amdgpu_bo_unreserve(rbo);
  140. if (ret) {
  141. goto out_unref;
  142. }
  143. *gobj_p = gobj;
  144. return 0;
  145. out_unref:
  146. amdgpufb_destroy_pinned_object(gobj);
  147. *gobj_p = NULL;
  148. return ret;
  149. }
  150. static int amdgpufb_create(struct drm_fb_helper *helper,
  151. struct drm_fb_helper_surface_size *sizes)
  152. {
  153. struct amdgpu_fbdev *rfbdev = (struct amdgpu_fbdev *)helper;
  154. struct amdgpu_device *adev = rfbdev->adev;
  155. struct fb_info *info;
  156. struct drm_framebuffer *fb = NULL;
  157. struct drm_mode_fb_cmd2 mode_cmd;
  158. struct drm_gem_object *gobj = NULL;
  159. struct amdgpu_bo *rbo = NULL;
  160. int ret;
  161. unsigned long tmp;
  162. mode_cmd.width = sizes->surface_width;
  163. mode_cmd.height = sizes->surface_height;
  164. if (sizes->surface_bpp == 24)
  165. sizes->surface_bpp = 32;
  166. mode_cmd.pixel_format = drm_mode_legacy_fb_format(sizes->surface_bpp,
  167. sizes->surface_depth);
  168. ret = amdgpufb_create_pinned_object(rfbdev, &mode_cmd, &gobj);
  169. if (ret) {
  170. DRM_ERROR("failed to create fbcon object %d\n", ret);
  171. return ret;
  172. }
  173. rbo = gem_to_amdgpu_bo(gobj);
  174. /* okay we have an object now allocate the framebuffer */
  175. info = drm_fb_helper_alloc_fbi(helper);
  176. if (IS_ERR(info)) {
  177. ret = PTR_ERR(info);
  178. goto out_unref;
  179. }
  180. info->par = rfbdev;
  181. ret = amdgpu_framebuffer_init(adev->ddev, &rfbdev->rfb, &mode_cmd, gobj);
  182. if (ret) {
  183. DRM_ERROR("failed to initialize framebuffer %d\n", ret);
  184. goto out_destroy_fbi;
  185. }
  186. fb = &rfbdev->rfb.base;
  187. /* setup helper */
  188. rfbdev->helper.fb = fb;
  189. memset_io(rbo->kptr, 0x0, amdgpu_bo_size(rbo));
  190. strcpy(info->fix.id, "amdgpudrmfb");
  191. drm_fb_helper_fill_fix(info, fb->pitches[0], fb->depth);
  192. info->flags = FBINFO_DEFAULT | FBINFO_CAN_FORCE_OUTPUT;
  193. info->fbops = &amdgpufb_ops;
  194. tmp = amdgpu_bo_gpu_offset(rbo) - adev->mc.vram_start;
  195. info->fix.smem_start = adev->mc.aper_base + tmp;
  196. info->fix.smem_len = amdgpu_bo_size(rbo);
  197. info->screen_base = rbo->kptr;
  198. info->screen_size = amdgpu_bo_size(rbo);
  199. drm_fb_helper_fill_var(info, &rfbdev->helper, sizes->fb_width, sizes->fb_height);
  200. /* setup aperture base/size for vesafb takeover */
  201. info->apertures->ranges[0].base = adev->ddev->mode_config.fb_base;
  202. info->apertures->ranges[0].size = adev->mc.aper_size;
  203. /* Use default scratch pixmap (info->pixmap.flags = FB_PIXMAP_SYSTEM) */
  204. if (info->screen_base == NULL) {
  205. ret = -ENOSPC;
  206. goto out_destroy_fbi;
  207. }
  208. DRM_INFO("fb mappable at 0x%lX\n", info->fix.smem_start);
  209. DRM_INFO("vram apper at 0x%lX\n", (unsigned long)adev->mc.aper_base);
  210. DRM_INFO("size %lu\n", (unsigned long)amdgpu_bo_size(rbo));
  211. DRM_INFO("fb depth is %d\n", fb->depth);
  212. DRM_INFO(" pitch is %d\n", fb->pitches[0]);
  213. vga_switcheroo_client_fb_set(adev->ddev->pdev, info);
  214. return 0;
  215. out_destroy_fbi:
  216. drm_fb_helper_release_fbi(helper);
  217. out_unref:
  218. if (rbo) {
  219. }
  220. if (fb && ret) {
  221. drm_gem_object_unreference(gobj);
  222. drm_framebuffer_unregister_private(fb);
  223. drm_framebuffer_cleanup(fb);
  224. kfree(fb);
  225. }
  226. return ret;
  227. }
  228. void amdgpu_fb_output_poll_changed(struct amdgpu_device *adev)
  229. {
  230. if (adev->mode_info.rfbdev)
  231. drm_fb_helper_hotplug_event(&adev->mode_info.rfbdev->helper);
  232. }
  233. static int amdgpu_fbdev_destroy(struct drm_device *dev, struct amdgpu_fbdev *rfbdev)
  234. {
  235. struct amdgpu_framebuffer *rfb = &rfbdev->rfb;
  236. drm_fb_helper_unregister_fbi(&rfbdev->helper);
  237. drm_fb_helper_release_fbi(&rfbdev->helper);
  238. if (rfb->obj) {
  239. amdgpufb_destroy_pinned_object(rfb->obj);
  240. rfb->obj = NULL;
  241. }
  242. drm_fb_helper_fini(&rfbdev->helper);
  243. drm_framebuffer_unregister_private(&rfb->base);
  244. drm_framebuffer_cleanup(&rfb->base);
  245. return 0;
  246. }
  247. /** Sets the color ramps on behalf of fbcon */
  248. static void amdgpu_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green,
  249. u16 blue, int regno)
  250. {
  251. struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
  252. amdgpu_crtc->lut_r[regno] = red >> 6;
  253. amdgpu_crtc->lut_g[regno] = green >> 6;
  254. amdgpu_crtc->lut_b[regno] = blue >> 6;
  255. }
  256. /** Gets the color ramps on behalf of fbcon */
  257. static void amdgpu_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green,
  258. u16 *blue, int regno)
  259. {
  260. struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
  261. *red = amdgpu_crtc->lut_r[regno] << 6;
  262. *green = amdgpu_crtc->lut_g[regno] << 6;
  263. *blue = amdgpu_crtc->lut_b[regno] << 6;
  264. }
  265. static const struct drm_fb_helper_funcs amdgpu_fb_helper_funcs = {
  266. .gamma_set = amdgpu_crtc_fb_gamma_set,
  267. .gamma_get = amdgpu_crtc_fb_gamma_get,
  268. .fb_probe = amdgpufb_create,
  269. };
  270. int amdgpu_fbdev_init(struct amdgpu_device *adev)
  271. {
  272. struct amdgpu_fbdev *rfbdev;
  273. int bpp_sel = 32;
  274. int ret;
  275. /* don't init fbdev on hw without DCE */
  276. if (!adev->mode_info.mode_config_initialized)
  277. return 0;
  278. /* select 8 bpp console on low vram cards */
  279. if (adev->mc.real_vram_size <= (32*1024*1024))
  280. bpp_sel = 8;
  281. rfbdev = kzalloc(sizeof(struct amdgpu_fbdev), GFP_KERNEL);
  282. if (!rfbdev)
  283. return -ENOMEM;
  284. rfbdev->adev = adev;
  285. adev->mode_info.rfbdev = rfbdev;
  286. drm_fb_helper_prepare(adev->ddev, &rfbdev->helper,
  287. &amdgpu_fb_helper_funcs);
  288. ret = drm_fb_helper_init(adev->ddev, &rfbdev->helper,
  289. adev->mode_info.num_crtc,
  290. AMDGPUFB_CONN_LIMIT);
  291. if (ret) {
  292. kfree(rfbdev);
  293. return ret;
  294. }
  295. drm_fb_helper_single_add_all_connectors(&rfbdev->helper);
  296. /* disable all the possible outputs/crtcs before entering KMS mode */
  297. drm_helper_disable_unused_functions(adev->ddev);
  298. drm_fb_helper_initial_config(&rfbdev->helper, bpp_sel);
  299. return 0;
  300. }
  301. void amdgpu_fbdev_fini(struct amdgpu_device *adev)
  302. {
  303. if (!adev->mode_info.rfbdev)
  304. return;
  305. amdgpu_fbdev_destroy(adev->ddev, adev->mode_info.rfbdev);
  306. kfree(adev->mode_info.rfbdev);
  307. adev->mode_info.rfbdev = NULL;
  308. }
  309. void amdgpu_fbdev_set_suspend(struct amdgpu_device *adev, int state)
  310. {
  311. if (adev->mode_info.rfbdev)
  312. drm_fb_helper_set_suspend(&adev->mode_info.rfbdev->helper,
  313. state);
  314. }
  315. int amdgpu_fbdev_total_size(struct amdgpu_device *adev)
  316. {
  317. struct amdgpu_bo *robj;
  318. int size = 0;
  319. if (!adev->mode_info.rfbdev)
  320. return 0;
  321. robj = gem_to_amdgpu_bo(adev->mode_info.rfbdev->rfb.obj);
  322. size += amdgpu_bo_size(robj);
  323. return size;
  324. }
  325. bool amdgpu_fbdev_robj_is_fb(struct amdgpu_device *adev, struct amdgpu_bo *robj)
  326. {
  327. if (!adev->mode_info.rfbdev)
  328. return false;
  329. if (robj == gem_to_amdgpu_bo(adev->mode_info.rfbdev->rfb.obj))
  330. return true;
  331. return false;
  332. }