intel-family.h 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. #ifndef _ASM_X86_INTEL_FAMILY_H
  3. #define _ASM_X86_INTEL_FAMILY_H
  4. /*
  5. * "Big Core" Processors (Branded as Core, Xeon, etc...)
  6. *
  7. * The "_X" parts are generally the EP and EX Xeons, or the
  8. * "Extreme" ones, like Broadwell-E.
  9. *
  10. * While adding a new CPUID for a new microarchitecture, add a new
  11. * group to keep logically sorted out in chronological order. Within
  12. * that group keep the CPUID for the variants sorted by model number.
  13. */
  14. #define INTEL_FAM6_CORE_YONAH 0x0E
  15. #define INTEL_FAM6_CORE2_MEROM 0x0F
  16. #define INTEL_FAM6_CORE2_MEROM_L 0x16
  17. #define INTEL_FAM6_CORE2_PENRYN 0x17
  18. #define INTEL_FAM6_CORE2_DUNNINGTON 0x1D
  19. #define INTEL_FAM6_NEHALEM 0x1E
  20. #define INTEL_FAM6_NEHALEM_G 0x1F /* Auburndale / Havendale */
  21. #define INTEL_FAM6_NEHALEM_EP 0x1A
  22. #define INTEL_FAM6_NEHALEM_EX 0x2E
  23. #define INTEL_FAM6_WESTMERE 0x25
  24. #define INTEL_FAM6_WESTMERE_EP 0x2C
  25. #define INTEL_FAM6_WESTMERE_EX 0x2F
  26. #define INTEL_FAM6_SANDYBRIDGE 0x2A
  27. #define INTEL_FAM6_SANDYBRIDGE_X 0x2D
  28. #define INTEL_FAM6_IVYBRIDGE 0x3A
  29. #define INTEL_FAM6_IVYBRIDGE_X 0x3E
  30. #define INTEL_FAM6_HASWELL_CORE 0x3C
  31. #define INTEL_FAM6_HASWELL_X 0x3F
  32. #define INTEL_FAM6_HASWELL_ULT 0x45
  33. #define INTEL_FAM6_HASWELL_GT3E 0x46
  34. #define INTEL_FAM6_BROADWELL_CORE 0x3D
  35. #define INTEL_FAM6_BROADWELL_GT3E 0x47
  36. #define INTEL_FAM6_BROADWELL_X 0x4F
  37. #define INTEL_FAM6_BROADWELL_XEON_D 0x56
  38. #define INTEL_FAM6_SKYLAKE_MOBILE 0x4E
  39. #define INTEL_FAM6_SKYLAKE_DESKTOP 0x5E
  40. #define INTEL_FAM6_SKYLAKE_X 0x55
  41. #define INTEL_FAM6_KABYLAKE_MOBILE 0x8E
  42. #define INTEL_FAM6_KABYLAKE_DESKTOP 0x9E
  43. #define INTEL_FAM6_CANNONLAKE_MOBILE 0x66
  44. /* "Small Core" Processors (Atom) */
  45. #define INTEL_FAM6_ATOM_BONNELL 0x1C /* Diamondville, Pineview */
  46. #define INTEL_FAM6_ATOM_BONNELL_MID 0x26 /* Silverthorne, Lincroft */
  47. #define INTEL_FAM6_ATOM_SALTWELL 0x36 /* Cedarview */
  48. #define INTEL_FAM6_ATOM_SALTWELL_MID 0x27 /* Penwell */
  49. #define INTEL_FAM6_ATOM_SALTWELL_TABLET 0x35 /* Cloverview */
  50. #define INTEL_FAM6_ATOM_SILVERMONT 0x37 /* Bay Trail, Valleyview */
  51. #define INTEL_FAM6_ATOM_SILVERMONT_X 0x4D /* Avaton, Rangely */
  52. #define INTEL_FAM6_ATOM_SILVERMONT_MID 0x4A /* Merriefield */
  53. #define INTEL_FAM6_ATOM_AIRMONT 0x4C /* Cherry Trail, Braswell */
  54. #define INTEL_FAM6_ATOM_AIRMONT_MID 0x5A /* Moorefield */
  55. #define INTEL_FAM6_ATOM_GOLDMONT 0x5C /* Apollo Lake */
  56. #define INTEL_FAM6_ATOM_GOLDMONT_X 0x5F /* Denverton */
  57. #define INTEL_FAM6_ATOM_GOLDMONT_PLUS 0x7A /* Gemini Lake */
  58. /* Xeon Phi */
  59. #define INTEL_FAM6_XEON_PHI_KNL 0x57 /* Knights Landing */
  60. #define INTEL_FAM6_XEON_PHI_KNM 0x85 /* Knights Mill */
  61. /* Useful macros */
  62. #define INTEL_CPU_FAM_ANY(_family, _model, _driver_data) \
  63. { \
  64. .vendor = X86_VENDOR_INTEL, \
  65. .family = _family, \
  66. .model = _model, \
  67. .feature = X86_FEATURE_ANY, \
  68. .driver_data = (kernel_ulong_t)&_driver_data \
  69. }
  70. #define INTEL_CPU_FAM6(_model, _driver_data) \
  71. INTEL_CPU_FAM_ANY(6, INTEL_FAM6_##_model, _driver_data)
  72. #endif /* _ASM_X86_INTEL_FAMILY_H */