mach-imx6ul.c 2.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697
  1. /*
  2. * Copyright (C) 2015 Freescale Semiconductor, Inc.
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. */
  8. #include <linux/irqchip.h>
  9. #include <linux/mfd/syscon.h>
  10. #include <linux/mfd/syscon/imx6q-iomuxc-gpr.h>
  11. #include <linux/micrel_phy.h>
  12. #include <linux/of_platform.h>
  13. #include <linux/phy.h>
  14. #include <linux/regmap.h>
  15. #include <asm/mach/arch.h>
  16. #include <asm/mach/map.h>
  17. #include "common.h"
  18. static void __init imx6ul_enet_clk_init(void)
  19. {
  20. struct regmap *gpr;
  21. gpr = syscon_regmap_lookup_by_compatible("fsl,imx6ul-iomuxc-gpr");
  22. if (!IS_ERR(gpr))
  23. regmap_update_bits(gpr, IOMUXC_GPR1, IMX6UL_GPR1_ENET_CLK_DIR,
  24. IMX6UL_GPR1_ENET_CLK_OUTPUT);
  25. else
  26. pr_err("failed to find fsl,imx6ul-iomux-gpr regmap\n");
  27. }
  28. static int ksz8081_phy_fixup(struct phy_device *dev)
  29. {
  30. if (dev && dev->interface == PHY_INTERFACE_MODE_MII) {
  31. phy_write(dev, 0x1f, 0x8110);
  32. phy_write(dev, 0x16, 0x201);
  33. } else if (dev && dev->interface == PHY_INTERFACE_MODE_RMII) {
  34. phy_write(dev, 0x1f, 0x8190);
  35. phy_write(dev, 0x16, 0x202);
  36. }
  37. return 0;
  38. }
  39. static void __init imx6ul_enet_phy_init(void)
  40. {
  41. if (IS_BUILTIN(CONFIG_PHYLIB))
  42. phy_register_fixup_for_uid(PHY_ID_KSZ8081, MICREL_PHY_ID_MASK,
  43. ksz8081_phy_fixup);
  44. }
  45. static inline void imx6ul_enet_init(void)
  46. {
  47. imx6ul_enet_clk_init();
  48. imx6ul_enet_phy_init();
  49. }
  50. static void __init imx6ul_init_machine(void)
  51. {
  52. struct device *parent;
  53. parent = imx_soc_device_init();
  54. if (parent == NULL)
  55. pr_warn("failed to initialize soc device\n");
  56. of_platform_default_populate(NULL, NULL, parent);
  57. imx6ul_enet_init();
  58. imx_anatop_init();
  59. imx6ul_pm_init();
  60. }
  61. static void __init imx6ul_init_irq(void)
  62. {
  63. imx_init_revision_from_anatop();
  64. imx_src_init();
  65. irqchip_init();
  66. imx6_pm_ccm_init("fsl,imx6ul-ccm");
  67. }
  68. static void __init imx6ul_init_late(void)
  69. {
  70. if (IS_ENABLED(CONFIG_ARM_IMX6Q_CPUFREQ))
  71. platform_device_register_simple("imx6q-cpufreq", -1, NULL, 0);
  72. }
  73. static const char * const imx6ul_dt_compat[] __initconst = {
  74. "fsl,imx6ul",
  75. NULL,
  76. };
  77. DT_MACHINE_START(IMX6UL, "Freescale i.MX6 Ultralite (Device Tree)")
  78. .init_irq = imx6ul_init_irq,
  79. .init_machine = imx6ul_init_machine,
  80. .init_late = imx6ul_init_late,
  81. .dt_compat = imx6ul_dt_compat,
  82. MACHINE_END