memcpy_64.S 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226
  1. /*
  2. * Copyright (C) 2002 Paul Mackerras, IBM Corp.
  3. *
  4. * This program is free software; you can redistribute it and/or
  5. * modify it under the terms of the GNU General Public License
  6. * as published by the Free Software Foundation; either version
  7. * 2 of the License, or (at your option) any later version.
  8. */
  9. #include <asm/processor.h>
  10. #include <asm/ppc_asm.h>
  11. #include <asm/export.h>
  12. #include <asm/asm-compat.h>
  13. .align 7
  14. _GLOBAL_TOC(memcpy)
  15. BEGIN_FTR_SECTION
  16. #ifdef __LITTLE_ENDIAN__
  17. cmpdi cr7,r5,0
  18. #else
  19. std r3,-STACKFRAMESIZE+STK_REG(R31)(r1) /* save destination pointer for return value */
  20. #endif
  21. FTR_SECTION_ELSE
  22. #ifdef CONFIG_PPC_BOOK3S_64
  23. #ifndef SELFTEST
  24. b memcpy_power7
  25. #endif
  26. #endif
  27. ALT_FTR_SECTION_END_IFCLR(CPU_FTR_VMX_COPY)
  28. #ifdef __LITTLE_ENDIAN__
  29. /* dumb little-endian memcpy that will get replaced at runtime */
  30. addi r9,r3,-1
  31. addi r4,r4,-1
  32. beqlr cr7
  33. mtctr r5
  34. 1: lbzu r10,1(r4)
  35. stbu r10,1(r9)
  36. bdnz 1b
  37. blr
  38. #else
  39. PPC_MTOCRF(0x01,r5)
  40. cmpldi cr1,r5,16
  41. neg r6,r3 # LS 3 bits = # bytes to 8-byte dest bdry
  42. andi. r6,r6,7
  43. dcbt 0,r4
  44. blt cr1,.Lshort_copy
  45. /* Below we want to nop out the bne if we're on a CPU that has the
  46. CPU_FTR_UNALIGNED_LD_STD bit set and the CPU_FTR_CP_USE_DCBTZ bit
  47. cleared.
  48. At the time of writing the only CPU that has this combination of bits
  49. set is Power6. */
  50. BEGIN_FTR_SECTION
  51. nop
  52. FTR_SECTION_ELSE
  53. bne .Ldst_unaligned
  54. ALT_FTR_SECTION_END(CPU_FTR_UNALIGNED_LD_STD | CPU_FTR_CP_USE_DCBTZ, \
  55. CPU_FTR_UNALIGNED_LD_STD)
  56. .Ldst_aligned:
  57. addi r3,r3,-16
  58. BEGIN_FTR_SECTION
  59. andi. r0,r4,7
  60. bne .Lsrc_unaligned
  61. END_FTR_SECTION_IFCLR(CPU_FTR_UNALIGNED_LD_STD)
  62. srdi r7,r5,4
  63. ld r9,0(r4)
  64. addi r4,r4,-8
  65. mtctr r7
  66. andi. r5,r5,7
  67. bf cr7*4+0,2f
  68. addi r3,r3,8
  69. addi r4,r4,8
  70. mr r8,r9
  71. blt cr1,3f
  72. 1: ld r9,8(r4)
  73. std r8,8(r3)
  74. 2: ldu r8,16(r4)
  75. stdu r9,16(r3)
  76. bdnz 1b
  77. 3: std r8,8(r3)
  78. beq 3f
  79. addi r3,r3,16
  80. .Ldo_tail:
  81. bf cr7*4+1,1f
  82. lwz r9,8(r4)
  83. addi r4,r4,4
  84. stw r9,0(r3)
  85. addi r3,r3,4
  86. 1: bf cr7*4+2,2f
  87. lhz r9,8(r4)
  88. addi r4,r4,2
  89. sth r9,0(r3)
  90. addi r3,r3,2
  91. 2: bf cr7*4+3,3f
  92. lbz r9,8(r4)
  93. stb r9,0(r3)
  94. 3: ld r3,-STACKFRAMESIZE+STK_REG(R31)(r1) /* return dest pointer */
  95. blr
  96. .Lsrc_unaligned:
  97. srdi r6,r5,3
  98. addi r5,r5,-16
  99. subf r4,r0,r4
  100. srdi r7,r5,4
  101. sldi r10,r0,3
  102. cmpdi cr6,r6,3
  103. andi. r5,r5,7
  104. mtctr r7
  105. subfic r11,r10,64
  106. add r5,r5,r0
  107. bt cr7*4+0,0f
  108. ld r9,0(r4) # 3+2n loads, 2+2n stores
  109. ld r0,8(r4)
  110. sld r6,r9,r10
  111. ldu r9,16(r4)
  112. srd r7,r0,r11
  113. sld r8,r0,r10
  114. or r7,r7,r6
  115. blt cr6,4f
  116. ld r0,8(r4)
  117. # s1<< in r8, d0=(s0<<|s1>>) in r7, s3 in r0, s2 in r9, nix in r6 & r12
  118. b 2f
  119. 0: ld r0,0(r4) # 4+2n loads, 3+2n stores
  120. ldu r9,8(r4)
  121. sld r8,r0,r10
  122. addi r3,r3,-8
  123. blt cr6,5f
  124. ld r0,8(r4)
  125. srd r12,r9,r11
  126. sld r6,r9,r10
  127. ldu r9,16(r4)
  128. or r12,r8,r12
  129. srd r7,r0,r11
  130. sld r8,r0,r10
  131. addi r3,r3,16
  132. beq cr6,3f
  133. # d0=(s0<<|s1>>) in r12, s1<< in r6, s2>> in r7, s2<< in r8, s3 in r9
  134. 1: or r7,r7,r6
  135. ld r0,8(r4)
  136. std r12,8(r3)
  137. 2: srd r12,r9,r11
  138. sld r6,r9,r10
  139. ldu r9,16(r4)
  140. or r12,r8,r12
  141. stdu r7,16(r3)
  142. srd r7,r0,r11
  143. sld r8,r0,r10
  144. bdnz 1b
  145. 3: std r12,8(r3)
  146. or r7,r7,r6
  147. 4: std r7,16(r3)
  148. 5: srd r12,r9,r11
  149. or r12,r8,r12
  150. std r12,24(r3)
  151. beq 4f
  152. cmpwi cr1,r5,8
  153. addi r3,r3,32
  154. sld r9,r9,r10
  155. ble cr1,6f
  156. ld r0,8(r4)
  157. srd r7,r0,r11
  158. or r9,r7,r9
  159. 6:
  160. bf cr7*4+1,1f
  161. rotldi r9,r9,32
  162. stw r9,0(r3)
  163. addi r3,r3,4
  164. 1: bf cr7*4+2,2f
  165. rotldi r9,r9,16
  166. sth r9,0(r3)
  167. addi r3,r3,2
  168. 2: bf cr7*4+3,3f
  169. rotldi r9,r9,8
  170. stb r9,0(r3)
  171. 3: ld r3,-STACKFRAMESIZE+STK_REG(R31)(r1) /* return dest pointer */
  172. blr
  173. .Ldst_unaligned:
  174. PPC_MTOCRF(0x01,r6) # put #bytes to 8B bdry into cr7
  175. subf r5,r6,r5
  176. li r7,0
  177. cmpldi cr1,r5,16
  178. bf cr7*4+3,1f
  179. lbz r0,0(r4)
  180. stb r0,0(r3)
  181. addi r7,r7,1
  182. 1: bf cr7*4+2,2f
  183. lhzx r0,r7,r4
  184. sthx r0,r7,r3
  185. addi r7,r7,2
  186. 2: bf cr7*4+1,3f
  187. lwzx r0,r7,r4
  188. stwx r0,r7,r3
  189. 3: PPC_MTOCRF(0x01,r5)
  190. add r4,r6,r4
  191. add r3,r6,r3
  192. b .Ldst_aligned
  193. .Lshort_copy:
  194. bf cr7*4+0,1f
  195. lwz r0,0(r4)
  196. lwz r9,4(r4)
  197. addi r4,r4,8
  198. stw r0,0(r3)
  199. stw r9,4(r3)
  200. addi r3,r3,8
  201. 1: bf cr7*4+1,2f
  202. lwz r0,0(r4)
  203. addi r4,r4,4
  204. stw r0,0(r3)
  205. addi r3,r3,4
  206. 2: bf cr7*4+2,3f
  207. lhz r0,0(r4)
  208. addi r4,r4,2
  209. sth r0,0(r3)
  210. addi r3,r3,2
  211. 3: bf cr7*4+3,4f
  212. lbz r0,0(r4)
  213. stb r0,0(r3)
  214. 4: ld r3,-STACKFRAMESIZE+STK_REG(R31)(r1) /* return dest pointer */
  215. blr
  216. #endif
  217. EXPORT_SYMBOL(memcpy)