futex.h 2.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. #ifndef _ASM_POWERPC_FUTEX_H
  3. #define _ASM_POWERPC_FUTEX_H
  4. #ifdef __KERNEL__
  5. #include <linux/futex.h>
  6. #include <linux/uaccess.h>
  7. #include <asm/errno.h>
  8. #include <asm/synch.h>
  9. #include <asm/asm-405.h>
  10. #define __futex_atomic_op(insn, ret, oldval, uaddr, oparg) \
  11. __asm__ __volatile ( \
  12. PPC_ATOMIC_ENTRY_BARRIER \
  13. "1: lwarx %0,0,%2\n" \
  14. insn \
  15. PPC405_ERR77(0, %2) \
  16. "2: stwcx. %1,0,%2\n" \
  17. "bne- 1b\n" \
  18. PPC_ATOMIC_EXIT_BARRIER \
  19. "li %1,0\n" \
  20. "3: .section .fixup,\"ax\"\n" \
  21. "4: li %1,%3\n" \
  22. "b 3b\n" \
  23. ".previous\n" \
  24. EX_TABLE(1b, 4b) \
  25. EX_TABLE(2b, 4b) \
  26. : "=&r" (oldval), "=&r" (ret) \
  27. : "b" (uaddr), "i" (-EFAULT), "r" (oparg) \
  28. : "cr0", "memory")
  29. static inline int arch_futex_atomic_op_inuser(int op, int oparg, int *oval,
  30. u32 __user *uaddr)
  31. {
  32. int oldval = 0, ret;
  33. pagefault_disable();
  34. switch (op) {
  35. case FUTEX_OP_SET:
  36. __futex_atomic_op("mr %1,%4\n", ret, oldval, uaddr, oparg);
  37. break;
  38. case FUTEX_OP_ADD:
  39. __futex_atomic_op("add %1,%0,%4\n", ret, oldval, uaddr, oparg);
  40. break;
  41. case FUTEX_OP_OR:
  42. __futex_atomic_op("or %1,%0,%4\n", ret, oldval, uaddr, oparg);
  43. break;
  44. case FUTEX_OP_ANDN:
  45. __futex_atomic_op("andc %1,%0,%4\n", ret, oldval, uaddr, oparg);
  46. break;
  47. case FUTEX_OP_XOR:
  48. __futex_atomic_op("xor %1,%0,%4\n", ret, oldval, uaddr, oparg);
  49. break;
  50. default:
  51. ret = -ENOSYS;
  52. }
  53. pagefault_enable();
  54. if (!ret)
  55. *oval = oldval;
  56. return ret;
  57. }
  58. static inline int
  59. futex_atomic_cmpxchg_inatomic(u32 *uval, u32 __user *uaddr,
  60. u32 oldval, u32 newval)
  61. {
  62. int ret = 0;
  63. u32 prev;
  64. if (!access_ok(VERIFY_WRITE, uaddr, sizeof(u32)))
  65. return -EFAULT;
  66. __asm__ __volatile__ (
  67. PPC_ATOMIC_ENTRY_BARRIER
  68. "1: lwarx %1,0,%3 # futex_atomic_cmpxchg_inatomic\n\
  69. cmpw 0,%1,%4\n\
  70. bne- 3f\n"
  71. PPC405_ERR77(0,%3)
  72. "2: stwcx. %5,0,%3\n\
  73. bne- 1b\n"
  74. PPC_ATOMIC_EXIT_BARRIER
  75. "3: .section .fixup,\"ax\"\n\
  76. 4: li %0,%6\n\
  77. b 3b\n\
  78. .previous\n"
  79. EX_TABLE(1b, 4b)
  80. EX_TABLE(2b, 4b)
  81. : "+r" (ret), "=&r" (prev), "+m" (*uaddr)
  82. : "r" (uaddr), "r" (oldval), "r" (newval), "i" (-EFAULT)
  83. : "cc", "memory");
  84. *uval = prev;
  85. return ret;
  86. }
  87. #endif /* __KERNEL__ */
  88. #endif /* _ASM_POWERPC_FUTEX_H */