panel-tpo-td043mtea1.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653
  1. /*
  2. * TPO TD043MTEA1 Panel driver
  3. *
  4. * Author: Gražvydas Ignotas <notasas@gmail.com>
  5. * Converted to new DSS device model: Tomi Valkeinen <tomi.valkeinen@ti.com>
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; either version 2 of the License, or
  10. * (at your option) any later version.
  11. */
  12. #include <linux/module.h>
  13. #include <linux/delay.h>
  14. #include <linux/spi/spi.h>
  15. #include <linux/regulator/consumer.h>
  16. #include <linux/gpio.h>
  17. #include <linux/err.h>
  18. #include <linux/slab.h>
  19. #include <linux/of_gpio.h>
  20. #include <video/omapdss.h>
  21. #define TPO_R02_MODE(x) ((x) & 7)
  22. #define TPO_R02_MODE_800x480 7
  23. #define TPO_R02_NCLK_RISING BIT(3)
  24. #define TPO_R02_HSYNC_HIGH BIT(4)
  25. #define TPO_R02_VSYNC_HIGH BIT(5)
  26. #define TPO_R03_NSTANDBY BIT(0)
  27. #define TPO_R03_EN_CP_CLK BIT(1)
  28. #define TPO_R03_EN_VGL_PUMP BIT(2)
  29. #define TPO_R03_EN_PWM BIT(3)
  30. #define TPO_R03_DRIVING_CAP_100 BIT(4)
  31. #define TPO_R03_EN_PRE_CHARGE BIT(6)
  32. #define TPO_R03_SOFTWARE_CTL BIT(7)
  33. #define TPO_R04_NFLIP_H BIT(0)
  34. #define TPO_R04_NFLIP_V BIT(1)
  35. #define TPO_R04_CP_CLK_FREQ_1H BIT(2)
  36. #define TPO_R04_VGL_FREQ_1H BIT(4)
  37. #define TPO_R03_VAL_NORMAL (TPO_R03_NSTANDBY | TPO_R03_EN_CP_CLK | \
  38. TPO_R03_EN_VGL_PUMP | TPO_R03_EN_PWM | \
  39. TPO_R03_DRIVING_CAP_100 | TPO_R03_EN_PRE_CHARGE | \
  40. TPO_R03_SOFTWARE_CTL)
  41. #define TPO_R03_VAL_STANDBY (TPO_R03_DRIVING_CAP_100 | \
  42. TPO_R03_EN_PRE_CHARGE | TPO_R03_SOFTWARE_CTL)
  43. static const u16 tpo_td043_def_gamma[12] = {
  44. 105, 315, 381, 431, 490, 537, 579, 686, 780, 837, 880, 1023
  45. };
  46. struct panel_drv_data {
  47. struct omap_dss_device dssdev;
  48. struct omap_dss_device *in;
  49. struct omap_video_timings videomode;
  50. int data_lines;
  51. struct spi_device *spi;
  52. struct regulator *vcc_reg;
  53. int nreset_gpio;
  54. u16 gamma[12];
  55. u32 mode;
  56. u32 hmirror:1;
  57. u32 vmirror:1;
  58. u32 powered_on:1;
  59. u32 spi_suspended:1;
  60. u32 power_on_resume:1;
  61. };
  62. static const struct omap_video_timings tpo_td043_timings = {
  63. .x_res = 800,
  64. .y_res = 480,
  65. .pixelclock = 36000000,
  66. .hsw = 1,
  67. .hfp = 68,
  68. .hbp = 214,
  69. .vsw = 1,
  70. .vfp = 39,
  71. .vbp = 34,
  72. .vsync_level = OMAPDSS_SIG_ACTIVE_LOW,
  73. .hsync_level = OMAPDSS_SIG_ACTIVE_LOW,
  74. .data_pclk_edge = OMAPDSS_DRIVE_SIG_FALLING_EDGE,
  75. .de_level = OMAPDSS_SIG_ACTIVE_HIGH,
  76. .sync_pclk_edge = OMAPDSS_DRIVE_SIG_RISING_EDGE,
  77. };
  78. #define to_panel_data(p) container_of(p, struct panel_drv_data, dssdev)
  79. static int tpo_td043_write(struct spi_device *spi, u8 addr, u8 data)
  80. {
  81. struct spi_message m;
  82. struct spi_transfer xfer;
  83. u16 w;
  84. int r;
  85. spi_message_init(&m);
  86. memset(&xfer, 0, sizeof(xfer));
  87. w = ((u16)addr << 10) | (1 << 8) | data;
  88. xfer.tx_buf = &w;
  89. xfer.bits_per_word = 16;
  90. xfer.len = 2;
  91. spi_message_add_tail(&xfer, &m);
  92. r = spi_sync(spi, &m);
  93. if (r < 0)
  94. dev_warn(&spi->dev, "failed to write to LCD reg (%d)\n", r);
  95. return r;
  96. }
  97. static void tpo_td043_write_gamma(struct spi_device *spi, u16 gamma[12])
  98. {
  99. u8 i, val;
  100. /* gamma bits [9:8] */
  101. for (val = i = 0; i < 4; i++)
  102. val |= (gamma[i] & 0x300) >> ((i + 1) * 2);
  103. tpo_td043_write(spi, 0x11, val);
  104. for (val = i = 0; i < 4; i++)
  105. val |= (gamma[i+4] & 0x300) >> ((i + 1) * 2);
  106. tpo_td043_write(spi, 0x12, val);
  107. for (val = i = 0; i < 4; i++)
  108. val |= (gamma[i+8] & 0x300) >> ((i + 1) * 2);
  109. tpo_td043_write(spi, 0x13, val);
  110. /* gamma bits [7:0] */
  111. for (val = i = 0; i < 12; i++)
  112. tpo_td043_write(spi, 0x14 + i, gamma[i] & 0xff);
  113. }
  114. static int tpo_td043_write_mirror(struct spi_device *spi, bool h, bool v)
  115. {
  116. u8 reg4 = TPO_R04_NFLIP_H | TPO_R04_NFLIP_V |
  117. TPO_R04_CP_CLK_FREQ_1H | TPO_R04_VGL_FREQ_1H;
  118. if (h)
  119. reg4 &= ~TPO_R04_NFLIP_H;
  120. if (v)
  121. reg4 &= ~TPO_R04_NFLIP_V;
  122. return tpo_td043_write(spi, 4, reg4);
  123. }
  124. static int tpo_td043_set_hmirror(struct omap_dss_device *dssdev, bool enable)
  125. {
  126. struct panel_drv_data *ddata = dev_get_drvdata(dssdev->dev);
  127. ddata->hmirror = enable;
  128. return tpo_td043_write_mirror(ddata->spi, ddata->hmirror,
  129. ddata->vmirror);
  130. }
  131. static bool tpo_td043_get_hmirror(struct omap_dss_device *dssdev)
  132. {
  133. struct panel_drv_data *ddata = dev_get_drvdata(dssdev->dev);
  134. return ddata->hmirror;
  135. }
  136. static ssize_t tpo_td043_vmirror_show(struct device *dev,
  137. struct device_attribute *attr, char *buf)
  138. {
  139. struct panel_drv_data *ddata = dev_get_drvdata(dev);
  140. return snprintf(buf, PAGE_SIZE, "%d\n", ddata->vmirror);
  141. }
  142. static ssize_t tpo_td043_vmirror_store(struct device *dev,
  143. struct device_attribute *attr, const char *buf, size_t count)
  144. {
  145. struct panel_drv_data *ddata = dev_get_drvdata(dev);
  146. int val;
  147. int ret;
  148. ret = kstrtoint(buf, 0, &val);
  149. if (ret < 0)
  150. return ret;
  151. val = !!val;
  152. ret = tpo_td043_write_mirror(ddata->spi, ddata->hmirror, val);
  153. if (ret < 0)
  154. return ret;
  155. ddata->vmirror = val;
  156. return count;
  157. }
  158. static ssize_t tpo_td043_mode_show(struct device *dev,
  159. struct device_attribute *attr, char *buf)
  160. {
  161. struct panel_drv_data *ddata = dev_get_drvdata(dev);
  162. return snprintf(buf, PAGE_SIZE, "%d\n", ddata->mode);
  163. }
  164. static ssize_t tpo_td043_mode_store(struct device *dev,
  165. struct device_attribute *attr, const char *buf, size_t count)
  166. {
  167. struct panel_drv_data *ddata = dev_get_drvdata(dev);
  168. long val;
  169. int ret;
  170. ret = kstrtol(buf, 0, &val);
  171. if (ret != 0 || val & ~7)
  172. return -EINVAL;
  173. ddata->mode = val;
  174. val |= TPO_R02_NCLK_RISING;
  175. tpo_td043_write(ddata->spi, 2, val);
  176. return count;
  177. }
  178. static ssize_t tpo_td043_gamma_show(struct device *dev,
  179. struct device_attribute *attr, char *buf)
  180. {
  181. struct panel_drv_data *ddata = dev_get_drvdata(dev);
  182. ssize_t len = 0;
  183. int ret;
  184. int i;
  185. for (i = 0; i < ARRAY_SIZE(ddata->gamma); i++) {
  186. ret = snprintf(buf + len, PAGE_SIZE - len, "%u ",
  187. ddata->gamma[i]);
  188. if (ret < 0)
  189. return ret;
  190. len += ret;
  191. }
  192. buf[len - 1] = '\n';
  193. return len;
  194. }
  195. static ssize_t tpo_td043_gamma_store(struct device *dev,
  196. struct device_attribute *attr, const char *buf, size_t count)
  197. {
  198. struct panel_drv_data *ddata = dev_get_drvdata(dev);
  199. unsigned int g[12];
  200. int ret;
  201. int i;
  202. ret = sscanf(buf, "%u %u %u %u %u %u %u %u %u %u %u %u",
  203. &g[0], &g[1], &g[2], &g[3], &g[4], &g[5],
  204. &g[6], &g[7], &g[8], &g[9], &g[10], &g[11]);
  205. if (ret != 12)
  206. return -EINVAL;
  207. for (i = 0; i < 12; i++)
  208. ddata->gamma[i] = g[i];
  209. tpo_td043_write_gamma(ddata->spi, ddata->gamma);
  210. return count;
  211. }
  212. static DEVICE_ATTR(vmirror, S_IRUGO | S_IWUSR,
  213. tpo_td043_vmirror_show, tpo_td043_vmirror_store);
  214. static DEVICE_ATTR(mode, S_IRUGO | S_IWUSR,
  215. tpo_td043_mode_show, tpo_td043_mode_store);
  216. static DEVICE_ATTR(gamma, S_IRUGO | S_IWUSR,
  217. tpo_td043_gamma_show, tpo_td043_gamma_store);
  218. static struct attribute *tpo_td043_attrs[] = {
  219. &dev_attr_vmirror.attr,
  220. &dev_attr_mode.attr,
  221. &dev_attr_gamma.attr,
  222. NULL,
  223. };
  224. static struct attribute_group tpo_td043_attr_group = {
  225. .attrs = tpo_td043_attrs,
  226. };
  227. static int tpo_td043_power_on(struct panel_drv_data *ddata)
  228. {
  229. int r;
  230. if (ddata->powered_on)
  231. return 0;
  232. r = regulator_enable(ddata->vcc_reg);
  233. if (r != 0)
  234. return r;
  235. /* wait for panel to stabilize */
  236. msleep(160);
  237. if (gpio_is_valid(ddata->nreset_gpio))
  238. gpio_set_value(ddata->nreset_gpio, 1);
  239. tpo_td043_write(ddata->spi, 2,
  240. TPO_R02_MODE(ddata->mode) | TPO_R02_NCLK_RISING);
  241. tpo_td043_write(ddata->spi, 3, TPO_R03_VAL_NORMAL);
  242. tpo_td043_write(ddata->spi, 0x20, 0xf0);
  243. tpo_td043_write(ddata->spi, 0x21, 0xf0);
  244. tpo_td043_write_mirror(ddata->spi, ddata->hmirror,
  245. ddata->vmirror);
  246. tpo_td043_write_gamma(ddata->spi, ddata->gamma);
  247. ddata->powered_on = 1;
  248. return 0;
  249. }
  250. static void tpo_td043_power_off(struct panel_drv_data *ddata)
  251. {
  252. if (!ddata->powered_on)
  253. return;
  254. tpo_td043_write(ddata->spi, 3,
  255. TPO_R03_VAL_STANDBY | TPO_R03_EN_PWM);
  256. if (gpio_is_valid(ddata->nreset_gpio))
  257. gpio_set_value(ddata->nreset_gpio, 0);
  258. /* wait for at least 2 vsyncs before cutting off power */
  259. msleep(50);
  260. tpo_td043_write(ddata->spi, 3, TPO_R03_VAL_STANDBY);
  261. regulator_disable(ddata->vcc_reg);
  262. ddata->powered_on = 0;
  263. }
  264. static int tpo_td043_connect(struct omap_dss_device *dssdev)
  265. {
  266. struct panel_drv_data *ddata = to_panel_data(dssdev);
  267. struct omap_dss_device *in = ddata->in;
  268. int r;
  269. if (omapdss_device_is_connected(dssdev))
  270. return 0;
  271. r = in->ops.dpi->connect(in, dssdev);
  272. if (r)
  273. return r;
  274. return 0;
  275. }
  276. static void tpo_td043_disconnect(struct omap_dss_device *dssdev)
  277. {
  278. struct panel_drv_data *ddata = to_panel_data(dssdev);
  279. struct omap_dss_device *in = ddata->in;
  280. if (!omapdss_device_is_connected(dssdev))
  281. return;
  282. in->ops.dpi->disconnect(in, dssdev);
  283. }
  284. static int tpo_td043_enable(struct omap_dss_device *dssdev)
  285. {
  286. struct panel_drv_data *ddata = to_panel_data(dssdev);
  287. struct omap_dss_device *in = ddata->in;
  288. int r;
  289. if (!omapdss_device_is_connected(dssdev))
  290. return -ENODEV;
  291. if (omapdss_device_is_enabled(dssdev))
  292. return 0;
  293. if (ddata->data_lines)
  294. in->ops.dpi->set_data_lines(in, ddata->data_lines);
  295. in->ops.dpi->set_timings(in, &ddata->videomode);
  296. r = in->ops.dpi->enable(in);
  297. if (r)
  298. return r;
  299. /*
  300. * If we are resuming from system suspend, SPI clocks might not be
  301. * enabled yet, so we'll program the LCD from SPI PM resume callback.
  302. */
  303. if (!ddata->spi_suspended) {
  304. r = tpo_td043_power_on(ddata);
  305. if (r) {
  306. in->ops.dpi->disable(in);
  307. return r;
  308. }
  309. }
  310. dssdev->state = OMAP_DSS_DISPLAY_ACTIVE;
  311. return 0;
  312. }
  313. static void tpo_td043_disable(struct omap_dss_device *dssdev)
  314. {
  315. struct panel_drv_data *ddata = to_panel_data(dssdev);
  316. struct omap_dss_device *in = ddata->in;
  317. if (!omapdss_device_is_enabled(dssdev))
  318. return;
  319. in->ops.dpi->disable(in);
  320. if (!ddata->spi_suspended)
  321. tpo_td043_power_off(ddata);
  322. dssdev->state = OMAP_DSS_DISPLAY_DISABLED;
  323. }
  324. static void tpo_td043_set_timings(struct omap_dss_device *dssdev,
  325. struct omap_video_timings *timings)
  326. {
  327. struct panel_drv_data *ddata = to_panel_data(dssdev);
  328. struct omap_dss_device *in = ddata->in;
  329. ddata->videomode = *timings;
  330. dssdev->panel.timings = *timings;
  331. in->ops.dpi->set_timings(in, timings);
  332. }
  333. static void tpo_td043_get_timings(struct omap_dss_device *dssdev,
  334. struct omap_video_timings *timings)
  335. {
  336. struct panel_drv_data *ddata = to_panel_data(dssdev);
  337. *timings = ddata->videomode;
  338. }
  339. static int tpo_td043_check_timings(struct omap_dss_device *dssdev,
  340. struct omap_video_timings *timings)
  341. {
  342. struct panel_drv_data *ddata = to_panel_data(dssdev);
  343. struct omap_dss_device *in = ddata->in;
  344. return in->ops.dpi->check_timings(in, timings);
  345. }
  346. static struct omap_dss_driver tpo_td043_ops = {
  347. .connect = tpo_td043_connect,
  348. .disconnect = tpo_td043_disconnect,
  349. .enable = tpo_td043_enable,
  350. .disable = tpo_td043_disable,
  351. .set_timings = tpo_td043_set_timings,
  352. .get_timings = tpo_td043_get_timings,
  353. .check_timings = tpo_td043_check_timings,
  354. .set_mirror = tpo_td043_set_hmirror,
  355. .get_mirror = tpo_td043_get_hmirror,
  356. .get_resolution = omapdss_default_get_resolution,
  357. };
  358. static int tpo_td043_probe_of(struct spi_device *spi)
  359. {
  360. struct device_node *node = spi->dev.of_node;
  361. struct panel_drv_data *ddata = dev_get_drvdata(&spi->dev);
  362. struct omap_dss_device *in;
  363. int gpio;
  364. gpio = of_get_named_gpio(node, "reset-gpios", 0);
  365. if (!gpio_is_valid(gpio)) {
  366. dev_err(&spi->dev, "failed to parse enable gpio\n");
  367. return gpio;
  368. }
  369. ddata->nreset_gpio = gpio;
  370. in = omapdss_of_find_source_for_first_ep(node);
  371. if (IS_ERR(in)) {
  372. dev_err(&spi->dev, "failed to find video source\n");
  373. return PTR_ERR(in);
  374. }
  375. ddata->in = in;
  376. return 0;
  377. }
  378. static int tpo_td043_probe(struct spi_device *spi)
  379. {
  380. struct panel_drv_data *ddata;
  381. struct omap_dss_device *dssdev;
  382. int r;
  383. dev_dbg(&spi->dev, "%s\n", __func__);
  384. spi->bits_per_word = 16;
  385. spi->mode = SPI_MODE_0;
  386. r = spi_setup(spi);
  387. if (r < 0) {
  388. dev_err(&spi->dev, "spi_setup failed: %d\n", r);
  389. return r;
  390. }
  391. ddata = devm_kzalloc(&spi->dev, sizeof(*ddata), GFP_KERNEL);
  392. if (ddata == NULL)
  393. return -ENOMEM;
  394. dev_set_drvdata(&spi->dev, ddata);
  395. ddata->spi = spi;
  396. if (!spi->dev.of_node)
  397. return -ENODEV;
  398. r = tpo_td043_probe_of(spi);
  399. if (r)
  400. return r;
  401. ddata->mode = TPO_R02_MODE_800x480;
  402. memcpy(ddata->gamma, tpo_td043_def_gamma, sizeof(ddata->gamma));
  403. ddata->vcc_reg = devm_regulator_get(&spi->dev, "vcc");
  404. if (IS_ERR(ddata->vcc_reg)) {
  405. dev_err(&spi->dev, "failed to get LCD VCC regulator\n");
  406. r = PTR_ERR(ddata->vcc_reg);
  407. goto err_regulator;
  408. }
  409. if (gpio_is_valid(ddata->nreset_gpio)) {
  410. r = devm_gpio_request_one(&spi->dev,
  411. ddata->nreset_gpio, GPIOF_OUT_INIT_LOW,
  412. "lcd reset");
  413. if (r < 0) {
  414. dev_err(&spi->dev, "couldn't request reset GPIO\n");
  415. goto err_gpio_req;
  416. }
  417. }
  418. r = sysfs_create_group(&spi->dev.kobj, &tpo_td043_attr_group);
  419. if (r) {
  420. dev_err(&spi->dev, "failed to create sysfs files\n");
  421. goto err_sysfs;
  422. }
  423. ddata->videomode = tpo_td043_timings;
  424. dssdev = &ddata->dssdev;
  425. dssdev->dev = &spi->dev;
  426. dssdev->driver = &tpo_td043_ops;
  427. dssdev->type = OMAP_DISPLAY_TYPE_DPI;
  428. dssdev->owner = THIS_MODULE;
  429. dssdev->panel.timings = ddata->videomode;
  430. r = omapdss_register_display(dssdev);
  431. if (r) {
  432. dev_err(&spi->dev, "Failed to register panel\n");
  433. goto err_reg;
  434. }
  435. return 0;
  436. err_reg:
  437. sysfs_remove_group(&spi->dev.kobj, &tpo_td043_attr_group);
  438. err_sysfs:
  439. err_gpio_req:
  440. err_regulator:
  441. omap_dss_put_device(ddata->in);
  442. return r;
  443. }
  444. static int tpo_td043_remove(struct spi_device *spi)
  445. {
  446. struct panel_drv_data *ddata = dev_get_drvdata(&spi->dev);
  447. struct omap_dss_device *dssdev = &ddata->dssdev;
  448. struct omap_dss_device *in = ddata->in;
  449. dev_dbg(&ddata->spi->dev, "%s\n", __func__);
  450. omapdss_unregister_display(dssdev);
  451. tpo_td043_disable(dssdev);
  452. tpo_td043_disconnect(dssdev);
  453. omap_dss_put_device(in);
  454. sysfs_remove_group(&spi->dev.kobj, &tpo_td043_attr_group);
  455. return 0;
  456. }
  457. #ifdef CONFIG_PM_SLEEP
  458. static int tpo_td043_spi_suspend(struct device *dev)
  459. {
  460. struct panel_drv_data *ddata = dev_get_drvdata(dev);
  461. dev_dbg(dev, "tpo_td043_spi_suspend, tpo %p\n", ddata);
  462. ddata->power_on_resume = ddata->powered_on;
  463. tpo_td043_power_off(ddata);
  464. ddata->spi_suspended = 1;
  465. return 0;
  466. }
  467. static int tpo_td043_spi_resume(struct device *dev)
  468. {
  469. struct panel_drv_data *ddata = dev_get_drvdata(dev);
  470. int ret;
  471. dev_dbg(dev, "tpo_td043_spi_resume\n");
  472. if (ddata->power_on_resume) {
  473. ret = tpo_td043_power_on(ddata);
  474. if (ret)
  475. return ret;
  476. }
  477. ddata->spi_suspended = 0;
  478. return 0;
  479. }
  480. #endif
  481. static SIMPLE_DEV_PM_OPS(tpo_td043_spi_pm,
  482. tpo_td043_spi_suspend, tpo_td043_spi_resume);
  483. static const struct of_device_id tpo_td043_of_match[] = {
  484. { .compatible = "omapdss,tpo,td043mtea1", },
  485. {},
  486. };
  487. MODULE_DEVICE_TABLE(of, tpo_td043_of_match);
  488. static struct spi_driver tpo_td043_spi_driver = {
  489. .driver = {
  490. .name = "panel-tpo-td043mtea1",
  491. .pm = &tpo_td043_spi_pm,
  492. .of_match_table = tpo_td043_of_match,
  493. .suppress_bind_attrs = true,
  494. },
  495. .probe = tpo_td043_probe,
  496. .remove = tpo_td043_remove,
  497. };
  498. module_spi_driver(tpo_td043_spi_driver);
  499. MODULE_ALIAS("spi:tpo,td043mtea1");
  500. MODULE_AUTHOR("Gražvydas Ignotas <notasas@gmail.com>");
  501. MODULE_DESCRIPTION("TPO TD043MTEA1 LCD Driver");
  502. MODULE_LICENSE("GPL");