cl5070.h 2.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899
  1. #ifndef __NVIF_CL5070_H__
  2. #define __NVIF_CL5070_H__
  3. #define NV50_DISP_MTHD 0x00
  4. struct nv50_disp_mthd_v0 {
  5. __u8 version;
  6. #define NV50_DISP_SCANOUTPOS 0x00
  7. __u8 method;
  8. __u8 head;
  9. __u8 pad03[5];
  10. };
  11. struct nv50_disp_scanoutpos_v0 {
  12. __u8 version;
  13. __u8 pad01[7];
  14. __s64 time[2];
  15. __u16 vblanks;
  16. __u16 vblanke;
  17. __u16 vtotal;
  18. __u16 vline;
  19. __u16 hblanks;
  20. __u16 hblanke;
  21. __u16 htotal;
  22. __u16 hline;
  23. };
  24. struct nv50_disp_mthd_v1 {
  25. __u8 version;
  26. #define NV50_DISP_MTHD_V1_DAC_PWR 0x10
  27. #define NV50_DISP_MTHD_V1_DAC_LOAD 0x11
  28. #define NV50_DISP_MTHD_V1_SOR_PWR 0x20
  29. #define NV50_DISP_MTHD_V1_SOR_HDA_ELD 0x21
  30. #define NV50_DISP_MTHD_V1_SOR_HDMI_PWR 0x22
  31. #define NV50_DISP_MTHD_V1_SOR_LVDS_SCRIPT 0x23
  32. #define NV50_DISP_MTHD_V1_SOR_DP_PWR 0x24
  33. #define NV50_DISP_MTHD_V1_PIOR_PWR 0x30
  34. __u8 method;
  35. __u16 hasht;
  36. __u16 hashm;
  37. __u8 pad06[2];
  38. };
  39. struct nv50_disp_dac_pwr_v0 {
  40. __u8 version;
  41. __u8 state;
  42. __u8 data;
  43. __u8 vsync;
  44. __u8 hsync;
  45. __u8 pad05[3];
  46. };
  47. struct nv50_disp_dac_load_v0 {
  48. __u8 version;
  49. __u8 load;
  50. __u8 pad02[2];
  51. __u32 data;
  52. };
  53. struct nv50_disp_sor_pwr_v0 {
  54. __u8 version;
  55. __u8 state;
  56. __u8 pad02[6];
  57. };
  58. struct nv50_disp_sor_hda_eld_v0 {
  59. __u8 version;
  60. __u8 pad01[7];
  61. __u8 data[];
  62. };
  63. struct nv50_disp_sor_hdmi_pwr_v0 {
  64. __u8 version;
  65. __u8 state;
  66. __u8 max_ac_packet;
  67. __u8 rekey;
  68. __u8 pad04[4];
  69. };
  70. struct nv50_disp_sor_lvds_script_v0 {
  71. __u8 version;
  72. __u8 pad01[1];
  73. __u16 script;
  74. __u8 pad04[4];
  75. };
  76. struct nv50_disp_sor_dp_pwr_v0 {
  77. __u8 version;
  78. __u8 state;
  79. __u8 pad02[6];
  80. };
  81. struct nv50_disp_pior_pwr_v0 {
  82. __u8 version;
  83. __u8 state;
  84. __u8 type;
  85. __u8 pad03[5];
  86. };
  87. #endif