fsl_dcu_drm_drv.c 9.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388
  1. /*
  2. * Copyright 2015 Freescale Semiconductor, Inc.
  3. *
  4. * Freescale DCU drm device driver
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. */
  11. #include <linux/clk.h>
  12. #include <linux/clk-provider.h>
  13. #include <linux/io.h>
  14. #include <linux/mfd/syscon.h>
  15. #include <linux/mm.h>
  16. #include <linux/module.h>
  17. #include <linux/of_platform.h>
  18. #include <linux/platform_device.h>
  19. #include <linux/pm.h>
  20. #include <linux/pm_runtime.h>
  21. #include <linux/regmap.h>
  22. #include <drm/drmP.h>
  23. #include <drm/drm_crtc_helper.h>
  24. #include <drm/drm_gem_cma_helper.h>
  25. #include "fsl_dcu_drm_crtc.h"
  26. #include "fsl_dcu_drm_drv.h"
  27. static bool fsl_dcu_drm_is_volatile_reg(struct device *dev, unsigned int reg)
  28. {
  29. if (reg == DCU_INT_STATUS || reg == DCU_UPDATE_MODE)
  30. return true;
  31. return false;
  32. }
  33. static const struct regmap_config fsl_dcu_regmap_config = {
  34. .reg_bits = 32,
  35. .reg_stride = 4,
  36. .val_bits = 32,
  37. .cache_type = REGCACHE_RBTREE,
  38. .volatile_reg = fsl_dcu_drm_is_volatile_reg,
  39. };
  40. static int fsl_dcu_drm_irq_init(struct drm_device *dev)
  41. {
  42. struct fsl_dcu_drm_device *fsl_dev = dev->dev_private;
  43. int ret;
  44. ret = drm_irq_install(dev, fsl_dev->irq);
  45. if (ret < 0)
  46. dev_err(dev->dev, "failed to install IRQ handler\n");
  47. regmap_write(fsl_dev->regmap, DCU_INT_STATUS, 0);
  48. regmap_write(fsl_dev->regmap, DCU_INT_MASK, ~0);
  49. regmap_write(fsl_dev->regmap, DCU_UPDATE_MODE,
  50. DCU_UPDATE_MODE_READREG);
  51. return ret;
  52. }
  53. static int fsl_dcu_load(struct drm_device *drm, unsigned long flags)
  54. {
  55. struct device *dev = drm->dev;
  56. struct fsl_dcu_drm_device *fsl_dev = drm->dev_private;
  57. int ret;
  58. ret = fsl_dcu_drm_modeset_init(fsl_dev);
  59. if (ret < 0) {
  60. dev_err(dev, "failed to initialize mode setting\n");
  61. return ret;
  62. }
  63. ret = drm_vblank_init(drm, drm->mode_config.num_crtc);
  64. if (ret < 0) {
  65. dev_err(dev, "failed to initialize vblank\n");
  66. goto done;
  67. }
  68. drm->vblank_disable_allowed = true;
  69. ret = fsl_dcu_drm_irq_init(drm);
  70. if (ret < 0)
  71. goto done;
  72. drm->irq_enabled = true;
  73. fsl_dcu_fbdev_init(drm);
  74. return 0;
  75. done:
  76. if (ret) {
  77. drm_mode_config_cleanup(drm);
  78. drm_vblank_cleanup(drm);
  79. drm_irq_uninstall(drm);
  80. drm->dev_private = NULL;
  81. }
  82. return ret;
  83. }
  84. static int fsl_dcu_unload(struct drm_device *dev)
  85. {
  86. drm_mode_config_cleanup(dev);
  87. drm_vblank_cleanup(dev);
  88. drm_irq_uninstall(dev);
  89. dev->dev_private = NULL;
  90. return 0;
  91. }
  92. static irqreturn_t fsl_dcu_drm_irq(int irq, void *arg)
  93. {
  94. struct drm_device *dev = arg;
  95. struct fsl_dcu_drm_device *fsl_dev = dev->dev_private;
  96. unsigned int int_status;
  97. int ret;
  98. ret = regmap_read(fsl_dev->regmap, DCU_INT_STATUS, &int_status);
  99. if (ret) {
  100. dev_err(dev->dev, "read DCU_INT_STATUS failed\n");
  101. return IRQ_NONE;
  102. }
  103. if (int_status & DCU_INT_STATUS_VBLANK)
  104. drm_handle_vblank(dev, 0);
  105. regmap_write(fsl_dev->regmap, DCU_INT_STATUS, int_status);
  106. regmap_write(fsl_dev->regmap, DCU_UPDATE_MODE,
  107. DCU_UPDATE_MODE_READREG);
  108. return IRQ_HANDLED;
  109. }
  110. static int fsl_dcu_drm_enable_vblank(struct drm_device *dev, unsigned int pipe)
  111. {
  112. struct fsl_dcu_drm_device *fsl_dev = dev->dev_private;
  113. unsigned int value;
  114. regmap_read(fsl_dev->regmap, DCU_INT_MASK, &value);
  115. value &= ~DCU_INT_MASK_VBLANK;
  116. regmap_write(fsl_dev->regmap, DCU_INT_MASK, value);
  117. return 0;
  118. }
  119. static void fsl_dcu_drm_disable_vblank(struct drm_device *dev,
  120. unsigned int pipe)
  121. {
  122. struct fsl_dcu_drm_device *fsl_dev = dev->dev_private;
  123. unsigned int value;
  124. regmap_read(fsl_dev->regmap, DCU_INT_MASK, &value);
  125. value |= DCU_INT_MASK_VBLANK;
  126. regmap_write(fsl_dev->regmap, DCU_INT_MASK, value);
  127. }
  128. static const struct file_operations fsl_dcu_drm_fops = {
  129. .owner = THIS_MODULE,
  130. .open = drm_open,
  131. .release = drm_release,
  132. .unlocked_ioctl = drm_ioctl,
  133. #ifdef CONFIG_COMPAT
  134. .compat_ioctl = drm_compat_ioctl,
  135. #endif
  136. .poll = drm_poll,
  137. .read = drm_read,
  138. .llseek = no_llseek,
  139. .mmap = drm_gem_cma_mmap,
  140. };
  141. static struct drm_driver fsl_dcu_drm_driver = {
  142. .driver_features = DRIVER_HAVE_IRQ | DRIVER_GEM | DRIVER_MODESET
  143. | DRIVER_PRIME | DRIVER_ATOMIC,
  144. .load = fsl_dcu_load,
  145. .unload = fsl_dcu_unload,
  146. .irq_handler = fsl_dcu_drm_irq,
  147. .get_vblank_counter = drm_vblank_no_hw_counter,
  148. .enable_vblank = fsl_dcu_drm_enable_vblank,
  149. .disable_vblank = fsl_dcu_drm_disable_vblank,
  150. .gem_free_object = drm_gem_cma_free_object,
  151. .gem_vm_ops = &drm_gem_cma_vm_ops,
  152. .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
  153. .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
  154. .gem_prime_import = drm_gem_prime_import,
  155. .gem_prime_export = drm_gem_prime_export,
  156. .gem_prime_get_sg_table = drm_gem_cma_prime_get_sg_table,
  157. .gem_prime_import_sg_table = drm_gem_cma_prime_import_sg_table,
  158. .gem_prime_vmap = drm_gem_cma_prime_vmap,
  159. .gem_prime_vunmap = drm_gem_cma_prime_vunmap,
  160. .gem_prime_mmap = drm_gem_cma_prime_mmap,
  161. .dumb_create = drm_gem_cma_dumb_create,
  162. .dumb_map_offset = drm_gem_cma_dumb_map_offset,
  163. .dumb_destroy = drm_gem_dumb_destroy,
  164. .fops = &fsl_dcu_drm_fops,
  165. .name = "fsl-dcu-drm",
  166. .desc = "Freescale DCU DRM",
  167. .date = "20150213",
  168. .major = 1,
  169. .minor = 0,
  170. };
  171. #ifdef CONFIG_PM_SLEEP
  172. static int fsl_dcu_drm_pm_suspend(struct device *dev)
  173. {
  174. struct fsl_dcu_drm_device *fsl_dev = dev_get_drvdata(dev);
  175. if (!fsl_dev)
  176. return 0;
  177. drm_kms_helper_poll_disable(fsl_dev->drm);
  178. regcache_cache_only(fsl_dev->regmap, true);
  179. regcache_mark_dirty(fsl_dev->regmap);
  180. clk_disable(fsl_dev->clk);
  181. clk_unprepare(fsl_dev->clk);
  182. return 0;
  183. }
  184. static int fsl_dcu_drm_pm_resume(struct device *dev)
  185. {
  186. struct fsl_dcu_drm_device *fsl_dev = dev_get_drvdata(dev);
  187. int ret;
  188. if (!fsl_dev)
  189. return 0;
  190. ret = clk_enable(fsl_dev->clk);
  191. if (ret < 0) {
  192. dev_err(dev, "failed to enable dcu clk\n");
  193. clk_unprepare(fsl_dev->clk);
  194. return ret;
  195. }
  196. ret = clk_prepare(fsl_dev->clk);
  197. if (ret < 0) {
  198. dev_err(dev, "failed to prepare dcu clk\n");
  199. return ret;
  200. }
  201. drm_kms_helper_poll_enable(fsl_dev->drm);
  202. regcache_cache_only(fsl_dev->regmap, false);
  203. regcache_sync(fsl_dev->regmap);
  204. return 0;
  205. }
  206. #endif
  207. static const struct dev_pm_ops fsl_dcu_drm_pm_ops = {
  208. SET_SYSTEM_SLEEP_PM_OPS(fsl_dcu_drm_pm_suspend, fsl_dcu_drm_pm_resume)
  209. };
  210. static const struct fsl_dcu_soc_data fsl_dcu_ls1021a_data = {
  211. .name = "ls1021a",
  212. .total_layer = 16,
  213. .max_layer = 4,
  214. };
  215. static const struct fsl_dcu_soc_data fsl_dcu_vf610_data = {
  216. .name = "vf610",
  217. .total_layer = 64,
  218. .max_layer = 6,
  219. };
  220. static const struct of_device_id fsl_dcu_of_match[] = {
  221. {
  222. .compatible = "fsl,ls1021a-dcu",
  223. .data = &fsl_dcu_ls1021a_data,
  224. }, {
  225. .compatible = "fsl,vf610-dcu",
  226. .data = &fsl_dcu_vf610_data,
  227. }, {
  228. },
  229. };
  230. MODULE_DEVICE_TABLE(of, fsl_dcu_of_match);
  231. static int fsl_dcu_drm_probe(struct platform_device *pdev)
  232. {
  233. struct fsl_dcu_drm_device *fsl_dev;
  234. struct drm_device *drm;
  235. struct device *dev = &pdev->dev;
  236. struct resource *res;
  237. void __iomem *base;
  238. struct drm_driver *driver = &fsl_dcu_drm_driver;
  239. const struct of_device_id *id;
  240. int ret;
  241. fsl_dev = devm_kzalloc(dev, sizeof(*fsl_dev), GFP_KERNEL);
  242. if (!fsl_dev)
  243. return -ENOMEM;
  244. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  245. if (!res) {
  246. dev_err(dev, "could not get memory IO resource\n");
  247. return -ENODEV;
  248. }
  249. base = devm_ioremap_resource(dev, res);
  250. if (IS_ERR(base)) {
  251. ret = PTR_ERR(base);
  252. return ret;
  253. }
  254. fsl_dev->irq = platform_get_irq(pdev, 0);
  255. if (fsl_dev->irq < 0) {
  256. dev_err(dev, "failed to get irq\n");
  257. return -ENXIO;
  258. }
  259. fsl_dev->clk = devm_clk_get(dev, "dcu");
  260. if (IS_ERR(fsl_dev->clk)) {
  261. ret = PTR_ERR(fsl_dev->clk);
  262. dev_err(dev, "failed to get dcu clock\n");
  263. return ret;
  264. }
  265. ret = clk_prepare(fsl_dev->clk);
  266. if (ret < 0) {
  267. dev_err(dev, "failed to prepare dcu clk\n");
  268. return ret;
  269. }
  270. ret = clk_enable(fsl_dev->clk);
  271. if (ret < 0) {
  272. dev_err(dev, "failed to enable dcu clk\n");
  273. clk_unprepare(fsl_dev->clk);
  274. return ret;
  275. }
  276. fsl_dev->regmap = devm_regmap_init_mmio(dev, base,
  277. &fsl_dcu_regmap_config);
  278. if (IS_ERR(fsl_dev->regmap)) {
  279. dev_err(dev, "regmap init failed\n");
  280. return PTR_ERR(fsl_dev->regmap);
  281. }
  282. id = of_match_node(fsl_dcu_of_match, pdev->dev.of_node);
  283. if (!id)
  284. return -ENODEV;
  285. fsl_dev->soc = id->data;
  286. drm = drm_dev_alloc(driver, dev);
  287. if (!drm)
  288. return -ENOMEM;
  289. fsl_dev->dev = dev;
  290. fsl_dev->drm = drm;
  291. fsl_dev->np = dev->of_node;
  292. drm->dev_private = fsl_dev;
  293. dev_set_drvdata(dev, fsl_dev);
  294. ret = drm_dev_register(drm, 0);
  295. if (ret < 0)
  296. goto unref;
  297. DRM_INFO("Initialized %s %d.%d.%d %s on minor %d\n", driver->name,
  298. driver->major, driver->minor, driver->patchlevel,
  299. driver->date, drm->primary->index);
  300. return 0;
  301. unref:
  302. drm_dev_unref(drm);
  303. return ret;
  304. }
  305. static int fsl_dcu_drm_remove(struct platform_device *pdev)
  306. {
  307. struct fsl_dcu_drm_device *fsl_dev = platform_get_drvdata(pdev);
  308. drm_put_dev(fsl_dev->drm);
  309. return 0;
  310. }
  311. static struct platform_driver fsl_dcu_drm_platform_driver = {
  312. .probe = fsl_dcu_drm_probe,
  313. .remove = fsl_dcu_drm_remove,
  314. .driver = {
  315. .name = "fsl-dcu",
  316. .pm = &fsl_dcu_drm_pm_ops,
  317. .of_match_table = fsl_dcu_of_match,
  318. },
  319. };
  320. module_platform_driver(fsl_dcu_drm_platform_driver);
  321. MODULE_DESCRIPTION("Freescale DCU DRM Driver");
  322. MODULE_LICENSE("GPL");