smp.c 7.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322
  1. /*
  2. * Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com)
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. *
  8. * RajeshwarR: Dec 11, 2007
  9. * -- Added support for Inter Processor Interrupts
  10. *
  11. * Vineetg: Nov 1st, 2007
  12. * -- Initial Write (Borrowed heavily from ARM)
  13. */
  14. #include <linux/module.h>
  15. #include <linux/init.h>
  16. #include <linux/spinlock.h>
  17. #include <linux/sched.h>
  18. #include <linux/interrupt.h>
  19. #include <linux/profile.h>
  20. #include <linux/errno.h>
  21. #include <linux/err.h>
  22. #include <linux/mm.h>
  23. #include <linux/cpu.h>
  24. #include <linux/smp.h>
  25. #include <linux/irq.h>
  26. #include <linux/delay.h>
  27. #include <linux/atomic.h>
  28. #include <linux/percpu.h>
  29. #include <linux/cpumask.h>
  30. #include <linux/spinlock_types.h>
  31. #include <linux/reboot.h>
  32. #include <asm/processor.h>
  33. #include <asm/setup.h>
  34. #include <asm/mach_desc.h>
  35. arch_spinlock_t smp_atomic_ops_lock = __ARCH_SPIN_LOCK_UNLOCKED;
  36. arch_spinlock_t smp_bitops_lock = __ARCH_SPIN_LOCK_UNLOCKED;
  37. /* XXX: per cpu ? Only needed once in early seconday boot */
  38. struct task_struct *secondary_idle_tsk;
  39. /* Called from start_kernel */
  40. void __init smp_prepare_boot_cpu(void)
  41. {
  42. }
  43. /*
  44. * Initialise the CPU possible map early - this describes the CPUs
  45. * which may be present or become present in the system.
  46. */
  47. void __init smp_init_cpus(void)
  48. {
  49. unsigned int i;
  50. for (i = 0; i < NR_CPUS; i++)
  51. set_cpu_possible(i, true);
  52. }
  53. /* called from init ( ) => process 1 */
  54. void __init smp_prepare_cpus(unsigned int max_cpus)
  55. {
  56. int i;
  57. /*
  58. * Initialise the present map, which describes the set of CPUs
  59. * actually populated at the present time.
  60. */
  61. for (i = 0; i < max_cpus; i++)
  62. set_cpu_present(i, true);
  63. }
  64. void __init smp_cpus_done(unsigned int max_cpus)
  65. {
  66. }
  67. /*
  68. * After power-up, a non Master CPU needs to wait for Master to kick start it
  69. *
  70. * The default implementation halts
  71. *
  72. * This relies on platform specific support allowing Master to directly set
  73. * this CPU's PC (to be @first_lines_of_secondary() and kick start it.
  74. *
  75. * In lack of such h/w assist, platforms can override this function
  76. * - make this function busy-spin on a token, eventually set by Master
  77. * (from arc_platform_smp_wakeup_cpu())
  78. * - Once token is available, jump to @first_lines_of_secondary
  79. * (using inline asm).
  80. *
  81. * Alert: can NOT use stack here as it has not been determined/setup for CPU.
  82. * If it turns out to be elaborate, it's better to code it in assembly
  83. *
  84. */
  85. void __attribute__((weak)) arc_platform_smp_wait_to_boot(int cpu)
  86. {
  87. /*
  88. * As a hack for debugging - since debugger will single-step over the
  89. * FLAG insn - wrap the halt itself it in a self loop
  90. */
  91. __asm__ __volatile__(
  92. "1: \n"
  93. " flag 1 \n"
  94. " b 1b \n");
  95. }
  96. /*
  97. * The very first "C" code executed by secondary
  98. * Called from asm stub in head.S
  99. * "current"/R25 already setup by low level boot code
  100. */
  101. void __cpuinit start_kernel_secondary(void)
  102. {
  103. struct mm_struct *mm = &init_mm;
  104. unsigned int cpu = smp_processor_id();
  105. /* MMU, Caches, Vector Table, Interrupts etc */
  106. setup_processor();
  107. atomic_inc(&mm->mm_users);
  108. atomic_inc(&mm->mm_count);
  109. current->active_mm = mm;
  110. notify_cpu_starting(cpu);
  111. set_cpu_online(cpu, true);
  112. pr_info("## CPU%u LIVE ##: Executing Code...\n", cpu);
  113. if (machine_desc->init_smp)
  114. machine_desc->init_smp(smp_processor_id());
  115. arc_local_timer_setup(cpu);
  116. local_irq_enable();
  117. preempt_disable();
  118. cpu_idle();
  119. }
  120. /*
  121. * Called from kernel_init( ) -> smp_init( ) - for each CPU
  122. *
  123. * At this point, Secondary Processor is "HALT"ed:
  124. * -It booted, but was halted in head.S
  125. * -It was configured to halt-on-reset
  126. * So need to wake it up.
  127. *
  128. * Essential requirements being where to run from (PC) and stack (SP)
  129. */
  130. int __cpuinit __cpu_up(unsigned int cpu, struct task_struct *idle)
  131. {
  132. unsigned long wait_till;
  133. secondary_idle_tsk = idle;
  134. pr_info("Idle Task [%d] %p", cpu, idle);
  135. pr_info("Trying to bring up CPU%u ...\n", cpu);
  136. arc_platform_smp_wakeup_cpu(cpu,
  137. (unsigned long)first_lines_of_secondary);
  138. /* wait for 1 sec after kicking the secondary */
  139. wait_till = jiffies + HZ;
  140. while (time_before(jiffies, wait_till)) {
  141. if (cpu_online(cpu))
  142. break;
  143. }
  144. if (!cpu_online(cpu)) {
  145. pr_info("Timeout: CPU%u FAILED to comeup !!!\n", cpu);
  146. return -1;
  147. }
  148. secondary_idle_tsk = NULL;
  149. return 0;
  150. }
  151. /*
  152. * not supported here
  153. */
  154. int __init setup_profiling_timer(unsigned int multiplier)
  155. {
  156. return -EINVAL;
  157. }
  158. /*****************************************************************************/
  159. /* Inter Processor Interrupt Handling */
  160. /*****************************************************************************/
  161. /*
  162. * structures for inter-processor calls
  163. * A Collection of single bit ipi messages
  164. *
  165. */
  166. /*
  167. * TODO_rajesh investigate tlb message types.
  168. * IPI Timer not needed because each ARC has an individual Interrupting Timer
  169. */
  170. enum ipi_msg_type {
  171. IPI_NOP = 0,
  172. IPI_RESCHEDULE = 1,
  173. IPI_CALL_FUNC,
  174. IPI_CALL_FUNC_SINGLE,
  175. IPI_CPU_STOP
  176. };
  177. struct ipi_data {
  178. unsigned long bits;
  179. };
  180. static DEFINE_PER_CPU(struct ipi_data, ipi_data);
  181. static void ipi_send_msg(const struct cpumask *callmap, enum ipi_msg_type msg)
  182. {
  183. unsigned long flags;
  184. unsigned int cpu;
  185. local_irq_save(flags);
  186. for_each_cpu(cpu, callmap) {
  187. struct ipi_data *ipi = &per_cpu(ipi_data, cpu);
  188. set_bit(msg, &ipi->bits);
  189. }
  190. /* Call the platform specific cross-CPU call function */
  191. arc_platform_ipi_send(callmap);
  192. local_irq_restore(flags);
  193. }
  194. void smp_send_reschedule(int cpu)
  195. {
  196. ipi_send_msg(cpumask_of(cpu), IPI_RESCHEDULE);
  197. }
  198. void smp_send_stop(void)
  199. {
  200. struct cpumask targets;
  201. cpumask_copy(&targets, cpu_online_mask);
  202. cpumask_clear_cpu(smp_processor_id(), &targets);
  203. ipi_send_msg(&targets, IPI_CPU_STOP);
  204. }
  205. void arch_send_call_function_single_ipi(int cpu)
  206. {
  207. ipi_send_msg(cpumask_of(cpu), IPI_CALL_FUNC_SINGLE);
  208. }
  209. void arch_send_call_function_ipi_mask(const struct cpumask *mask)
  210. {
  211. ipi_send_msg(mask, IPI_CALL_FUNC);
  212. }
  213. /*
  214. * ipi_cpu_stop - handle IPI from smp_send_stop()
  215. */
  216. static void ipi_cpu_stop(unsigned int cpu)
  217. {
  218. machine_halt();
  219. }
  220. static inline void __do_IPI(unsigned long *ops, struct ipi_data *ipi, int cpu)
  221. {
  222. unsigned long msg = 0;
  223. do {
  224. msg = find_next_bit(ops, BITS_PER_LONG, msg+1);
  225. switch (msg) {
  226. case IPI_RESCHEDULE:
  227. scheduler_ipi();
  228. break;
  229. case IPI_CALL_FUNC:
  230. generic_smp_call_function_interrupt();
  231. break;
  232. case IPI_CALL_FUNC_SINGLE:
  233. generic_smp_call_function_single_interrupt();
  234. break;
  235. case IPI_CPU_STOP:
  236. ipi_cpu_stop(cpu);
  237. break;
  238. }
  239. } while (msg < BITS_PER_LONG);
  240. }
  241. /*
  242. * arch-common ISR to handle for inter-processor interrupts
  243. * Has hooks for platform specific IPI
  244. */
  245. irqreturn_t do_IPI(int irq, void *dev_id)
  246. {
  247. int cpu = smp_processor_id();
  248. struct ipi_data *ipi = &per_cpu(ipi_data, cpu);
  249. unsigned long ops;
  250. arc_platform_ipi_clear(cpu, irq);
  251. /*
  252. * XXX: is this loop really needed
  253. * And do we need to move ipi_clean inside
  254. */
  255. while ((ops = xchg(&ipi->bits, 0)) != 0)
  256. __do_IPI(&ops, ipi, cpu);
  257. return IRQ_HANDLED;
  258. }
  259. /*
  260. * API called by platform code to hookup arch-common ISR to their IPI IRQ
  261. */
  262. static DEFINE_PER_CPU(int, ipi_dev);
  263. int smp_ipi_irq_setup(int cpu, int irq)
  264. {
  265. int *dev_id = &per_cpu(ipi_dev, smp_processor_id());
  266. return request_percpu_irq(irq, do_IPI, "IPI Interrupt", dev_id);
  267. }