pinctrl-lewisburg.c 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343
  1. /*
  2. * Intel Lewisburg pinctrl/GPIO driver
  3. *
  4. * Copyright (C) 2017, Intel Corporation
  5. * Author: Mika Westerberg <mika.westerberg@linux.intel.com>
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. */
  11. #include <linux/acpi.h>
  12. #include <linux/module.h>
  13. #include <linux/platform_device.h>
  14. #include <linux/pm.h>
  15. #include <linux/pinctrl/pinctrl.h>
  16. #include "pinctrl-intel.h"
  17. #define LBG_PAD_OWN 0x020
  18. #define LBG_PADCFGLOCK 0x060
  19. #define LBG_HOSTSW_OWN 0x080
  20. #define LBG_GPI_IE 0x110
  21. #define LBG_COMMUNITY(b, s, e) \
  22. { \
  23. .barno = (b), \
  24. .padown_offset = LBG_PAD_OWN, \
  25. .padcfglock_offset = LBG_PADCFGLOCK, \
  26. .hostown_offset = LBG_HOSTSW_OWN, \
  27. .ie_offset = LBG_GPI_IE, \
  28. .gpp_size = 24, \
  29. .pin_base = (s), \
  30. .npins = ((e) - (s) + 1), \
  31. }
  32. static const struct pinctrl_pin_desc lbg_pins[] = {
  33. /* GPP_A */
  34. PINCTRL_PIN(0, "RCINB"),
  35. PINCTRL_PIN(1, "LAD_0"),
  36. PINCTRL_PIN(2, "LAD_1"),
  37. PINCTRL_PIN(3, "LAD_2"),
  38. PINCTRL_PIN(4, "LAD_3"),
  39. PINCTRL_PIN(5, "LFRAMEB"),
  40. PINCTRL_PIN(6, "SERIRQ"),
  41. PINCTRL_PIN(7, "PIRQAB"),
  42. PINCTRL_PIN(8, "CLKRUNB"),
  43. PINCTRL_PIN(9, "CLKOUT_LPC_0"),
  44. PINCTRL_PIN(10, "CLKOUT_LPC_1"),
  45. PINCTRL_PIN(11, "PMEB"),
  46. PINCTRL_PIN(12, "BM_BUSYB"),
  47. PINCTRL_PIN(13, "SUSWARNB_SUSPWRDNACK"),
  48. PINCTRL_PIN(14, "ESPI_RESETB"),
  49. PINCTRL_PIN(15, "SUSACKB"),
  50. PINCTRL_PIN(16, "CLKOUT_LPC_2"),
  51. PINCTRL_PIN(17, "GPP_A_17"),
  52. PINCTRL_PIN(18, "GPP_A_18"),
  53. PINCTRL_PIN(19, "GPP_A_19"),
  54. PINCTRL_PIN(20, "GPP_A_20"),
  55. PINCTRL_PIN(21, "GPP_A_21"),
  56. PINCTRL_PIN(22, "GPP_A_22"),
  57. PINCTRL_PIN(23, "GPP_A_23"),
  58. /* GPP_B */
  59. PINCTRL_PIN(24, "CORE_VID_0"),
  60. PINCTRL_PIN(25, "CORE_VID_1"),
  61. PINCTRL_PIN(26, "VRALERTB"),
  62. PINCTRL_PIN(27, "CPU_GP_2"),
  63. PINCTRL_PIN(28, "CPU_GP_3"),
  64. PINCTRL_PIN(29, "SRCCLKREQB_0"),
  65. PINCTRL_PIN(30, "SRCCLKREQB_1"),
  66. PINCTRL_PIN(31, "SRCCLKREQB_2"),
  67. PINCTRL_PIN(32, "SRCCLKREQB_3"),
  68. PINCTRL_PIN(33, "SRCCLKREQB_4"),
  69. PINCTRL_PIN(34, "SRCCLKREQB_5"),
  70. PINCTRL_PIN(35, "GPP_B_11"),
  71. PINCTRL_PIN(36, "GLB_RST_WARN_N"),
  72. PINCTRL_PIN(37, "PLTRSTB"),
  73. PINCTRL_PIN(38, "SPKR"),
  74. PINCTRL_PIN(39, "GPP_B_15"),
  75. PINCTRL_PIN(40, "GPP_B_16"),
  76. PINCTRL_PIN(41, "GPP_B_17"),
  77. PINCTRL_PIN(42, "GPP_B_18"),
  78. PINCTRL_PIN(43, "GPP_B_19"),
  79. PINCTRL_PIN(44, "GPP_B_20"),
  80. PINCTRL_PIN(45, "GPP_B_21"),
  81. PINCTRL_PIN(46, "GPP_B_22"),
  82. PINCTRL_PIN(47, "SML1ALERTB"),
  83. /* GPP_F */
  84. PINCTRL_PIN(48, "SATAXPCIE_3"),
  85. PINCTRL_PIN(49, "SATAXPCIE_4"),
  86. PINCTRL_PIN(50, "SATAXPCIE_5"),
  87. PINCTRL_PIN(51, "SATAXPCIE_6"),
  88. PINCTRL_PIN(52, "SATAXPCIE_7"),
  89. PINCTRL_PIN(53, "SATA_DEVSLP_3"),
  90. PINCTRL_PIN(54, "SATA_DEVSLP_4"),
  91. PINCTRL_PIN(55, "SATA_DEVSLP_5"),
  92. PINCTRL_PIN(56, "SATA_DEVSLP_6"),
  93. PINCTRL_PIN(57, "SATA_DEVSLP_7"),
  94. PINCTRL_PIN(58, "SATA_SCLOCK"),
  95. PINCTRL_PIN(59, "SATA_SLOAD"),
  96. PINCTRL_PIN(60, "SATA_SDATAOUT1"),
  97. PINCTRL_PIN(61, "SATA_SDATAOUT0"),
  98. PINCTRL_PIN(62, "SSATA_LEDB"),
  99. PINCTRL_PIN(63, "USB2_OCB_4"),
  100. PINCTRL_PIN(64, "USB2_OCB_5"),
  101. PINCTRL_PIN(65, "USB2_OCB_6"),
  102. PINCTRL_PIN(66, "USB2_OCB_7"),
  103. PINCTRL_PIN(67, "GBE_SMBUS_CLK"),
  104. PINCTRL_PIN(68, "GBE_SMBDATA"),
  105. PINCTRL_PIN(69, "GBE_SMBALRTN"),
  106. PINCTRL_PIN(70, "SSATA_SCLOCK"),
  107. PINCTRL_PIN(71, "SSATA_SLOAD"),
  108. /* GPP_C */
  109. PINCTRL_PIN(72, "SMBCLK"),
  110. PINCTRL_PIN(73, "SMBDATA"),
  111. PINCTRL_PIN(74, "SMBALERTB"),
  112. PINCTRL_PIN(75, "SML0CLK"),
  113. PINCTRL_PIN(76, "SML0DATA"),
  114. PINCTRL_PIN(77, "SML0ALERTB"),
  115. PINCTRL_PIN(78, "SML1CLK"),
  116. PINCTRL_PIN(79, "SML1DATA"),
  117. PINCTRL_PIN(80, "GPP_C_8"),
  118. PINCTRL_PIN(81, "GPP_C_9"),
  119. PINCTRL_PIN(82, "GPP_C_10"),
  120. PINCTRL_PIN(83, "GPP_C_11"),
  121. PINCTRL_PIN(84, "GPP_C_12"),
  122. PINCTRL_PIN(85, "GPP_C_13"),
  123. PINCTRL_PIN(86, "GPP_C_14"),
  124. PINCTRL_PIN(87, "GPP_C_15"),
  125. PINCTRL_PIN(88, "GPP_C_16"),
  126. PINCTRL_PIN(89, "GPP_C_17"),
  127. PINCTRL_PIN(90, "GPP_C_18"),
  128. PINCTRL_PIN(91, "GPP_C_19"),
  129. PINCTRL_PIN(92, "GPP_C_20"),
  130. PINCTRL_PIN(93, "GPP_C_21"),
  131. PINCTRL_PIN(94, "GPP_C_22"),
  132. PINCTRL_PIN(95, "GPP_C_23"),
  133. /* GPP_D */
  134. PINCTRL_PIN(96, "GPP_D_0"),
  135. PINCTRL_PIN(97, "GPP_D_1"),
  136. PINCTRL_PIN(98, "GPP_D_2"),
  137. PINCTRL_PIN(99, "GPP_D_3"),
  138. PINCTRL_PIN(100, "GPP_D_4"),
  139. PINCTRL_PIN(101, "SSP0_SFRM"),
  140. PINCTRL_PIN(102, "SSP0_TXD"),
  141. PINCTRL_PIN(103, "SSP0_RXD"),
  142. PINCTRL_PIN(104, "SSP0_SCLK"),
  143. PINCTRL_PIN(105, "SSATA_DEVSLP_3"),
  144. PINCTRL_PIN(106, "SSATA_DEVSLP_4"),
  145. PINCTRL_PIN(107, "SSATA_DEVSLP_5"),
  146. PINCTRL_PIN(108, "SSATA_SDATAOUT1"),
  147. PINCTRL_PIN(109, "SML0BCLK_SML0BCLKIE"),
  148. PINCTRL_PIN(110, "SML0BDATA_SML0BDATAIE"),
  149. PINCTRL_PIN(111, "SSATA_SDATAOUT0"),
  150. PINCTRL_PIN(112, "SML0BALERTB_SML0BALERTBIE"),
  151. PINCTRL_PIN(113, "DMIC_CLK_1"),
  152. PINCTRL_PIN(114, "DMIC_DATA_1"),
  153. PINCTRL_PIN(115, "DMIC_CLK_0"),
  154. PINCTRL_PIN(116, "DMIC_DATA_0"),
  155. PINCTRL_PIN(117, "IE_UART_RXD"),
  156. PINCTRL_PIN(118, "IE_UART_TXD"),
  157. PINCTRL_PIN(119, "GPP_D_23"),
  158. /* GPP_E */
  159. PINCTRL_PIN(120, "SATAXPCIE_0"),
  160. PINCTRL_PIN(121, "SATAXPCIE_1"),
  161. PINCTRL_PIN(122, "SATAXPCIE_2"),
  162. PINCTRL_PIN(123, "CPU_GP_0"),
  163. PINCTRL_PIN(124, "SATA_DEVSLP_0"),
  164. PINCTRL_PIN(125, "SATA_DEVSLP_1"),
  165. PINCTRL_PIN(126, "SATA_DEVSLP_2"),
  166. PINCTRL_PIN(127, "CPU_GP_1"),
  167. PINCTRL_PIN(128, "SATA_LEDB"),
  168. PINCTRL_PIN(129, "USB2_OCB_0"),
  169. PINCTRL_PIN(130, "USB2_OCB_1"),
  170. PINCTRL_PIN(131, "USB2_OCB_2"),
  171. PINCTRL_PIN(132, "USB2_OCB_3"),
  172. /* GPP_I */
  173. PINCTRL_PIN(133, "GBE_TDO"),
  174. PINCTRL_PIN(134, "GBE_TCK"),
  175. PINCTRL_PIN(135, "GBE_TMS"),
  176. PINCTRL_PIN(136, "GBE_TDI"),
  177. PINCTRL_PIN(137, "DO_RESET_INB"),
  178. PINCTRL_PIN(138, "DO_RESET_OUTB"),
  179. PINCTRL_PIN(139, "RESET_DONE"),
  180. PINCTRL_PIN(140, "GBE_TRST_N"),
  181. PINCTRL_PIN(141, "GBE_PCI_DIS"),
  182. PINCTRL_PIN(142, "GBE_LAN_DIS"),
  183. PINCTRL_PIN(143, "GPP_I_10"),
  184. PINCTRL_PIN(144, "GPIO_RCOMP_3P3"),
  185. /* GPP_J */
  186. PINCTRL_PIN(145, "GBE_LED_0_0"),
  187. PINCTRL_PIN(146, "GBE_LED_0_1"),
  188. PINCTRL_PIN(147, "GBE_LED_1_0"),
  189. PINCTRL_PIN(148, "GBE_LED_1_1"),
  190. PINCTRL_PIN(149, "GBE_LED_2_0"),
  191. PINCTRL_PIN(150, "GBE_LED_2_1"),
  192. PINCTRL_PIN(151, "GBE_LED_3_0"),
  193. PINCTRL_PIN(152, "GBE_LED_3_1"),
  194. PINCTRL_PIN(153, "GBE_SCL_0"),
  195. PINCTRL_PIN(154, "GBE_SDA_0"),
  196. PINCTRL_PIN(155, "GBE_SCL_1"),
  197. PINCTRL_PIN(156, "GBE_SDA_1"),
  198. PINCTRL_PIN(157, "GBE_SCL_2"),
  199. PINCTRL_PIN(158, "GBE_SDA_2"),
  200. PINCTRL_PIN(159, "GBE_SCL_3"),
  201. PINCTRL_PIN(160, "GBE_SDA_3"),
  202. PINCTRL_PIN(161, "GBE_SDP_0_0"),
  203. PINCTRL_PIN(162, "GBE_SDP_0_1"),
  204. PINCTRL_PIN(163, "GBE_SDP_1_0"),
  205. PINCTRL_PIN(164, "GBE_SDP_1_1"),
  206. PINCTRL_PIN(165, "GBE_SDP_2_0"),
  207. PINCTRL_PIN(166, "GBE_SDP_2_1"),
  208. PINCTRL_PIN(167, "GBE_SDP_3_0"),
  209. PINCTRL_PIN(168, "GBE_SDP_3_1"),
  210. /* GPP_K */
  211. PINCTRL_PIN(169, "GBE_RMIICLK"),
  212. PINCTRL_PIN(170, "GBE_RMII_TXD_0"),
  213. PINCTRL_PIN(171, "GBE_RMII_TXD_1"),
  214. PINCTRL_PIN(172, "GBE_RMII_TX_EN"),
  215. PINCTRL_PIN(173, "GBE_RMII_CRS_DV"),
  216. PINCTRL_PIN(174, "GBE_RMII_RXD_0"),
  217. PINCTRL_PIN(175, "GBE_RMII_RXD_1"),
  218. PINCTRL_PIN(176, "GBE_RMII_RX_ER"),
  219. PINCTRL_PIN(177, "GBE_RMII_ARBIN"),
  220. PINCTRL_PIN(178, "GBE_RMII_ARB_OUT"),
  221. PINCTRL_PIN(179, "PE_RST_N"),
  222. PINCTRL_PIN(180, "GPIO_RCOMP_1P8_3P3"),
  223. /* GPP_G */
  224. PINCTRL_PIN(181, "FAN_TACH_0"),
  225. PINCTRL_PIN(182, "FAN_TACH_1"),
  226. PINCTRL_PIN(183, "FAN_TACH_2"),
  227. PINCTRL_PIN(184, "FAN_TACH_3"),
  228. PINCTRL_PIN(185, "FAN_TACH_4"),
  229. PINCTRL_PIN(186, "FAN_TACH_5"),
  230. PINCTRL_PIN(187, "FAN_TACH_6"),
  231. PINCTRL_PIN(188, "FAN_TACH_7"),
  232. PINCTRL_PIN(189, "FAN_PWM_0"),
  233. PINCTRL_PIN(190, "FAN_PWM_1"),
  234. PINCTRL_PIN(191, "FAN_PWM_2"),
  235. PINCTRL_PIN(192, "FAN_PWM_3"),
  236. PINCTRL_PIN(193, "GSXDOUT"),
  237. PINCTRL_PIN(194, "GSXSLOAD"),
  238. PINCTRL_PIN(195, "GSXDIN"),
  239. PINCTRL_PIN(196, "GSXSRESETB"),
  240. PINCTRL_PIN(197, "GSXCLK"),
  241. PINCTRL_PIN(198, "ADR_COMPLETE"),
  242. PINCTRL_PIN(199, "NMIB"),
  243. PINCTRL_PIN(200, "SMIB"),
  244. PINCTRL_PIN(201, "SSATA_DEVSLP_0"),
  245. PINCTRL_PIN(202, "SSATA_DEVSLP_1"),
  246. PINCTRL_PIN(203, "SSATA_DEVSLP_2"),
  247. PINCTRL_PIN(204, "SSATAXPCIE0_SSATAGP0"),
  248. /* GPP_H */
  249. PINCTRL_PIN(205, "SRCCLKREQB_6"),
  250. PINCTRL_PIN(206, "SRCCLKREQB_7"),
  251. PINCTRL_PIN(207, "SRCCLKREQB_8"),
  252. PINCTRL_PIN(208, "SRCCLKREQB_9"),
  253. PINCTRL_PIN(209, "SRCCLKREQB_10"),
  254. PINCTRL_PIN(210, "SRCCLKREQB_11"),
  255. PINCTRL_PIN(211, "SRCCLKREQB_12"),
  256. PINCTRL_PIN(212, "SRCCLKREQB_13"),
  257. PINCTRL_PIN(213, "SRCCLKREQB_14"),
  258. PINCTRL_PIN(214, "SRCCLKREQB_15"),
  259. PINCTRL_PIN(215, "SML2CLK"),
  260. PINCTRL_PIN(216, "SML2DATA"),
  261. PINCTRL_PIN(217, "SML2ALERTB"),
  262. PINCTRL_PIN(218, "SML3CLK"),
  263. PINCTRL_PIN(219, "SML3DATA"),
  264. PINCTRL_PIN(220, "SML3ALERTB"),
  265. PINCTRL_PIN(221, "SML4CLK"),
  266. PINCTRL_PIN(222, "SML4DATA"),
  267. PINCTRL_PIN(223, "SML4ALERTB"),
  268. PINCTRL_PIN(224, "SSATAXPCIE1_SSATAGP1"),
  269. PINCTRL_PIN(225, "SSATAXPCIE2_SSATAGP2"),
  270. PINCTRL_PIN(226, "SSATAXPCIE3_SSATAGP3"),
  271. PINCTRL_PIN(227, "SSATAXPCIE4_SSATAGP4"),
  272. PINCTRL_PIN(228, "SSATAXPCIE5_SSATAGP5"),
  273. /* GPP_L */
  274. PINCTRL_PIN(229, "VISA2CH0_D0"),
  275. PINCTRL_PIN(230, "VISA2CH0_D1"),
  276. PINCTRL_PIN(231, "VISA2CH0_D2"),
  277. PINCTRL_PIN(232, "VISA2CH0_D3"),
  278. PINCTRL_PIN(233, "VISA2CH0_D4"),
  279. PINCTRL_PIN(234, "VISA2CH0_D5"),
  280. PINCTRL_PIN(235, "VISA2CH0_D6"),
  281. PINCTRL_PIN(236, "VISA2CH0_D7"),
  282. PINCTRL_PIN(237, "VISA2CH0_CLK"),
  283. PINCTRL_PIN(238, "VISA2CH1_D0"),
  284. PINCTRL_PIN(239, "VISA2CH1_D1"),
  285. PINCTRL_PIN(240, "VISA2CH1_D2"),
  286. PINCTRL_PIN(241, "VISA2CH1_D3"),
  287. PINCTRL_PIN(242, "VISA2CH1_D4"),
  288. PINCTRL_PIN(243, "VISA2CH1_D5"),
  289. PINCTRL_PIN(244, "VISA2CH1_D6"),
  290. PINCTRL_PIN(245, "VISA2CH1_D7"),
  291. PINCTRL_PIN(246, "VISA2CH1_CLK"),
  292. };
  293. static const struct intel_community lbg_communities[] = {
  294. LBG_COMMUNITY(0, 0, 71),
  295. LBG_COMMUNITY(1, 72, 132),
  296. LBG_COMMUNITY(3, 133, 144),
  297. LBG_COMMUNITY(4, 145, 180),
  298. LBG_COMMUNITY(5, 181, 246),
  299. };
  300. static const struct intel_pinctrl_soc_data lbg_soc_data = {
  301. .pins = lbg_pins,
  302. .npins = ARRAY_SIZE(lbg_pins),
  303. .communities = lbg_communities,
  304. .ncommunities = ARRAY_SIZE(lbg_communities),
  305. };
  306. static int lbg_pinctrl_probe(struct platform_device *pdev)
  307. {
  308. return intel_pinctrl_probe(pdev, &lbg_soc_data);
  309. }
  310. static const struct dev_pm_ops lbg_pinctrl_pm_ops = {
  311. SET_LATE_SYSTEM_SLEEP_PM_OPS(intel_pinctrl_suspend,
  312. intel_pinctrl_resume)
  313. };
  314. static const struct acpi_device_id lbg_pinctrl_acpi_match[] = {
  315. { "INT3536" },
  316. { }
  317. };
  318. MODULE_DEVICE_TABLE(acpi, lbg_pinctrl_acpi_match);
  319. static struct platform_driver lbg_pinctrl_driver = {
  320. .probe = lbg_pinctrl_probe,
  321. .driver = {
  322. .name = "lewisburg-pinctrl",
  323. .acpi_match_table = lbg_pinctrl_acpi_match,
  324. .pm = &lbg_pinctrl_pm_ops,
  325. },
  326. };
  327. module_platform_driver(lbg_pinctrl_driver);
  328. MODULE_AUTHOR("Mika Westerberg <mika.westerberg@linux.intel.com>");
  329. MODULE_DESCRIPTION("Intel Lewisburg pinctrl/GPIO driver");
  330. MODULE_LICENSE("GPL v2");