rsi_91x_hal.c 25 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922
  1. /**
  2. * Copyright (c) 2014 Redpine Signals Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #include <linux/firmware.h>
  17. #include "rsi_mgmt.h"
  18. #include "rsi_hal.h"
  19. #include "rsi_sdio.h"
  20. #include "rsi_common.h"
  21. /* FLASH Firmware */
  22. static struct ta_metadata metadata_flash_content[] = {
  23. {"flash_content", 0x00010000},
  24. {"rsi/rs9113_wlan_qspi.rps", 0x00010000},
  25. };
  26. int rsi_send_pkt_to_bus(struct rsi_common *common, struct sk_buff *skb)
  27. {
  28. struct rsi_hw *adapter = common->priv;
  29. int status;
  30. status = adapter->host_intf_ops->write_pkt(common->priv,
  31. skb->data, skb->len);
  32. return status;
  33. }
  34. static int rsi_prepare_mgmt_desc(struct rsi_common *common, struct sk_buff *skb)
  35. {
  36. struct rsi_hw *adapter = common->priv;
  37. struct ieee80211_hdr *wh = NULL;
  38. struct ieee80211_tx_info *info;
  39. struct ieee80211_conf *conf = &adapter->hw->conf;
  40. struct ieee80211_vif *vif = adapter->vifs[0];
  41. struct rsi_mgmt_desc *mgmt_desc;
  42. struct skb_info *tx_params;
  43. struct ieee80211_bss_conf *bss = NULL;
  44. struct xtended_desc *xtend_desc = NULL;
  45. u8 header_size;
  46. u32 dword_align_bytes = 0;
  47. if (skb->len > MAX_MGMT_PKT_SIZE) {
  48. rsi_dbg(INFO_ZONE, "%s: Dropping mgmt pkt > 512\n", __func__);
  49. return -EINVAL;
  50. }
  51. info = IEEE80211_SKB_CB(skb);
  52. tx_params = (struct skb_info *)info->driver_data;
  53. /* Update header size */
  54. header_size = FRAME_DESC_SZ + sizeof(struct xtended_desc);
  55. if (header_size > skb_headroom(skb)) {
  56. rsi_dbg(ERR_ZONE,
  57. "%s: Failed to add extended descriptor\n",
  58. __func__);
  59. return -ENOSPC;
  60. }
  61. skb_push(skb, header_size);
  62. dword_align_bytes = ((unsigned long)skb->data & 0x3f);
  63. if (dword_align_bytes > skb_headroom(skb)) {
  64. rsi_dbg(ERR_ZONE,
  65. "%s: Failed to add dword align\n", __func__);
  66. return -ENOSPC;
  67. }
  68. skb_push(skb, dword_align_bytes);
  69. header_size += dword_align_bytes;
  70. tx_params->internal_hdr_size = header_size;
  71. memset(&skb->data[0], 0, header_size);
  72. bss = &info->control.vif->bss_conf;
  73. wh = (struct ieee80211_hdr *)&skb->data[header_size];
  74. mgmt_desc = (struct rsi_mgmt_desc *)skb->data;
  75. xtend_desc = (struct xtended_desc *)&skb->data[FRAME_DESC_SZ];
  76. rsi_set_len_qno(&mgmt_desc->len_qno, (skb->len - FRAME_DESC_SZ),
  77. RSI_WIFI_MGMT_Q);
  78. mgmt_desc->frame_type = TX_DOT11_MGMT;
  79. mgmt_desc->header_len = MIN_802_11_HDR_LEN;
  80. mgmt_desc->xtend_desc_size = header_size - FRAME_DESC_SZ;
  81. mgmt_desc->frame_info |= cpu_to_le16(RATE_INFO_ENABLE);
  82. if (is_broadcast_ether_addr(wh->addr1))
  83. mgmt_desc->frame_info |= cpu_to_le16(RSI_BROADCAST_PKT);
  84. mgmt_desc->seq_ctrl =
  85. cpu_to_le16(IEEE80211_SEQ_TO_SN(le16_to_cpu(wh->seq_ctrl)));
  86. if (common->band == NL80211_BAND_2GHZ)
  87. mgmt_desc->rate_info = RSI_RATE_1;
  88. else
  89. mgmt_desc->rate_info = RSI_RATE_6;
  90. if (conf_is_ht40(conf))
  91. mgmt_desc->bbp_info = cpu_to_le16(FULL40M_ENABLE);
  92. if (ieee80211_is_probe_req(wh->frame_control)) {
  93. if (!bss->assoc) {
  94. rsi_dbg(INFO_ZONE,
  95. "%s: blocking mgmt queue\n", __func__);
  96. mgmt_desc->misc_flags = RSI_DESC_REQUIRE_CFM_TO_HOST;
  97. xtend_desc->confirm_frame_type = PROBEREQ_CONFIRM;
  98. common->mgmt_q_block = true;
  99. rsi_dbg(INFO_ZONE, "Mgmt queue blocked\n");
  100. }
  101. }
  102. if (ieee80211_is_probe_resp(wh->frame_control)) {
  103. mgmt_desc->misc_flags |= (RSI_ADD_DELTA_TSF_VAP_ID |
  104. RSI_FETCH_RETRY_CNT_FRM_HST);
  105. #define PROBE_RESP_RETRY_CNT 3
  106. xtend_desc->retry_cnt = PROBE_RESP_RETRY_CNT;
  107. }
  108. if ((vif->type == NL80211_IFTYPE_AP) &&
  109. (ieee80211_is_action(wh->frame_control))) {
  110. struct rsi_sta *rsta = rsi_find_sta(common, wh->addr1);
  111. if (rsta)
  112. mgmt_desc->sta_id = tx_params->sta_id;
  113. else
  114. return -EINVAL;
  115. }
  116. return 0;
  117. }
  118. /* This function prepares descriptor for given data packet */
  119. static int rsi_prepare_data_desc(struct rsi_common *common, struct sk_buff *skb)
  120. {
  121. struct rsi_hw *adapter = common->priv;
  122. struct ieee80211_vif *vif;
  123. struct ieee80211_hdr *wh = NULL;
  124. struct ieee80211_tx_info *info;
  125. struct skb_info *tx_params;
  126. struct ieee80211_bss_conf *bss;
  127. struct rsi_data_desc *data_desc;
  128. struct xtended_desc *xtend_desc;
  129. u8 ieee80211_size = MIN_802_11_HDR_LEN;
  130. u8 header_size;
  131. u8 vap_id = 0;
  132. u8 dword_align_bytes;
  133. u16 seq_num;
  134. info = IEEE80211_SKB_CB(skb);
  135. bss = &info->control.vif->bss_conf;
  136. tx_params = (struct skb_info *)info->driver_data;
  137. header_size = FRAME_DESC_SZ + sizeof(struct xtended_desc);
  138. if (header_size > skb_headroom(skb)) {
  139. rsi_dbg(ERR_ZONE, "%s: Unable to send pkt\n", __func__);
  140. return -ENOSPC;
  141. }
  142. skb_push(skb, header_size);
  143. dword_align_bytes = ((unsigned long)skb->data & 0x3f);
  144. if (header_size > skb_headroom(skb)) {
  145. rsi_dbg(ERR_ZONE, "%s: Not enough headroom\n", __func__);
  146. return -ENOSPC;
  147. }
  148. skb_push(skb, dword_align_bytes);
  149. header_size += dword_align_bytes;
  150. tx_params->internal_hdr_size = header_size;
  151. data_desc = (struct rsi_data_desc *)skb->data;
  152. memset(data_desc, 0, header_size);
  153. xtend_desc = (struct xtended_desc *)&skb->data[FRAME_DESC_SZ];
  154. wh = (struct ieee80211_hdr *)&skb->data[header_size];
  155. seq_num = IEEE80211_SEQ_TO_SN(le16_to_cpu(wh->seq_ctrl));
  156. vif = adapter->vifs[0];
  157. data_desc->xtend_desc_size = header_size - FRAME_DESC_SZ;
  158. if (ieee80211_is_data_qos(wh->frame_control)) {
  159. ieee80211_size += 2;
  160. data_desc->mac_flags |= cpu_to_le16(RSI_QOS_ENABLE);
  161. }
  162. if ((vif->type == NL80211_IFTYPE_STATION) &&
  163. (adapter->ps_state == PS_ENABLED))
  164. wh->frame_control |= cpu_to_le16(RSI_SET_PS_ENABLE);
  165. if ((!(info->flags & IEEE80211_TX_INTFL_DONT_ENCRYPT)) &&
  166. (common->secinfo.security_enable)) {
  167. if (rsi_is_cipher_wep(common))
  168. ieee80211_size += 4;
  169. else
  170. ieee80211_size += 8;
  171. data_desc->mac_flags |= cpu_to_le16(RSI_ENCRYPT_PKT);
  172. }
  173. rsi_set_len_qno(&data_desc->len_qno, (skb->len - FRAME_DESC_SZ),
  174. RSI_WIFI_DATA_Q);
  175. data_desc->header_len = ieee80211_size;
  176. if (common->min_rate != RSI_RATE_AUTO) {
  177. /* Send fixed rate */
  178. data_desc->frame_info = cpu_to_le16(RATE_INFO_ENABLE);
  179. data_desc->rate_info = cpu_to_le16(common->min_rate);
  180. if (conf_is_ht40(&common->priv->hw->conf))
  181. data_desc->bbp_info = cpu_to_le16(FULL40M_ENABLE);
  182. if ((common->vif_info[0].sgi) && (common->min_rate & 0x100)) {
  183. /* Only MCS rates */
  184. data_desc->rate_info |=
  185. cpu_to_le16(ENABLE_SHORTGI_RATE);
  186. }
  187. }
  188. if (skb->protocol == cpu_to_be16(ETH_P_PAE)) {
  189. rsi_dbg(INFO_ZONE, "*** Tx EAPOL ***\n");
  190. data_desc->frame_info = cpu_to_le16(RATE_INFO_ENABLE);
  191. if (common->band == NL80211_BAND_5GHZ)
  192. data_desc->rate_info = cpu_to_le16(RSI_RATE_6);
  193. else
  194. data_desc->rate_info = cpu_to_le16(RSI_RATE_1);
  195. data_desc->mac_flags |= cpu_to_le16(RSI_REKEY_PURPOSE);
  196. data_desc->misc_flags |= RSI_FETCH_RETRY_CNT_FRM_HST;
  197. #define EAPOL_RETRY_CNT 15
  198. xtend_desc->retry_cnt = EAPOL_RETRY_CNT;
  199. }
  200. data_desc->mac_flags = cpu_to_le16(seq_num & 0xfff);
  201. data_desc->qid_tid = ((skb->priority & 0xf) |
  202. ((tx_params->tid & 0xf) << 4));
  203. data_desc->sta_id = tx_params->sta_id;
  204. if ((is_broadcast_ether_addr(wh->addr1)) ||
  205. (is_multicast_ether_addr(wh->addr1))) {
  206. data_desc->frame_info = cpu_to_le16(RATE_INFO_ENABLE);
  207. data_desc->frame_info |= cpu_to_le16(RSI_BROADCAST_PKT);
  208. data_desc->sta_id = vap_id;
  209. if (vif->type == NL80211_IFTYPE_AP) {
  210. if (common->band == NL80211_BAND_5GHZ)
  211. data_desc->rate_info = cpu_to_le16(RSI_RATE_6);
  212. else
  213. data_desc->rate_info = cpu_to_le16(RSI_RATE_1);
  214. }
  215. }
  216. if ((vif->type == NL80211_IFTYPE_AP) &&
  217. (ieee80211_has_moredata(wh->frame_control)))
  218. data_desc->frame_info |= cpu_to_le16(MORE_DATA_PRESENT);
  219. return 0;
  220. }
  221. /* This function sends received data packet from driver to device */
  222. int rsi_send_data_pkt(struct rsi_common *common, struct sk_buff *skb)
  223. {
  224. struct rsi_hw *adapter = common->priv;
  225. struct ieee80211_vif *vif = adapter->vifs[0];
  226. struct ieee80211_tx_info *info;
  227. struct ieee80211_bss_conf *bss;
  228. int status = -EINVAL;
  229. if (!skb)
  230. return 0;
  231. if (common->iface_down)
  232. goto err;
  233. info = IEEE80211_SKB_CB(skb);
  234. if (!info->control.vif)
  235. goto err;
  236. bss = &info->control.vif->bss_conf;
  237. if ((vif->type == NL80211_IFTYPE_STATION) && (!bss->assoc))
  238. goto err;
  239. status = rsi_prepare_data_desc(common, skb);
  240. if (status)
  241. goto err;
  242. status = adapter->host_intf_ops->write_pkt(common->priv, skb->data,
  243. skb->len);
  244. if (status)
  245. rsi_dbg(ERR_ZONE, "%s: Failed to write pkt\n", __func__);
  246. err:
  247. ++common->tx_stats.total_tx_pkt_freed[skb->priority];
  248. rsi_indicate_tx_status(adapter, skb, status);
  249. return status;
  250. }
  251. /**
  252. * rsi_send_mgmt_pkt() - This functions sends the received management packet
  253. * from driver to device.
  254. * @common: Pointer to the driver private structure.
  255. * @skb: Pointer to the socket buffer structure.
  256. *
  257. * Return: status: 0 on success, -1 on failure.
  258. */
  259. int rsi_send_mgmt_pkt(struct rsi_common *common,
  260. struct sk_buff *skb)
  261. {
  262. struct rsi_hw *adapter = common->priv;
  263. struct ieee80211_tx_info *info;
  264. struct skb_info *tx_params;
  265. int status = -E2BIG;
  266. u8 extnd_size;
  267. info = IEEE80211_SKB_CB(skb);
  268. tx_params = (struct skb_info *)info->driver_data;
  269. extnd_size = ((uintptr_t)skb->data & 0x3);
  270. if (tx_params->flags & INTERNAL_MGMT_PKT) {
  271. skb->data[1] |= BIT(7); /* Immediate Wakeup bit*/
  272. if ((extnd_size) > skb_headroom(skb)) {
  273. rsi_dbg(ERR_ZONE, "%s: Unable to send pkt\n", __func__);
  274. dev_kfree_skb(skb);
  275. return -ENOSPC;
  276. }
  277. skb_push(skb, extnd_size);
  278. skb->data[extnd_size + 4] = extnd_size;
  279. status = adapter->host_intf_ops->write_pkt(common->priv,
  280. (u8 *)skb->data,
  281. skb->len);
  282. if (status) {
  283. rsi_dbg(ERR_ZONE,
  284. "%s: Failed to write the packet\n", __func__);
  285. }
  286. dev_kfree_skb(skb);
  287. return status;
  288. }
  289. if (FRAME_DESC_SZ > skb_headroom(skb))
  290. goto err;
  291. rsi_prepare_mgmt_desc(common, skb);
  292. status = adapter->host_intf_ops->write_pkt(common->priv,
  293. (u8 *)skb->data, skb->len);
  294. if (status)
  295. rsi_dbg(ERR_ZONE, "%s: Failed to write the packet\n", __func__);
  296. err:
  297. rsi_indicate_tx_status(common->priv, skb, status);
  298. return status;
  299. }
  300. int rsi_prepare_beacon(struct rsi_common *common, struct sk_buff *skb)
  301. {
  302. struct rsi_hw *adapter = (struct rsi_hw *)common->priv;
  303. struct rsi_data_desc *bcn_frm;
  304. struct ieee80211_hw *hw = common->priv->hw;
  305. struct ieee80211_conf *conf = &hw->conf;
  306. struct sk_buff *mac_bcn;
  307. u8 vap_id = 0;
  308. u16 tim_offset;
  309. mac_bcn = ieee80211_beacon_get_tim(adapter->hw,
  310. adapter->vifs[adapter->sc_nvifs - 1],
  311. &tim_offset, NULL);
  312. if (!mac_bcn) {
  313. rsi_dbg(ERR_ZONE, "Failed to get beacon from mac80211\n");
  314. return -EINVAL;
  315. }
  316. common->beacon_cnt++;
  317. bcn_frm = (struct rsi_data_desc *)skb->data;
  318. rsi_set_len_qno(&bcn_frm->len_qno, mac_bcn->len, RSI_WIFI_DATA_Q);
  319. bcn_frm->header_len = MIN_802_11_HDR_LEN;
  320. bcn_frm->frame_info = cpu_to_le16(RSI_DATA_DESC_MAC_BBP_INFO |
  321. RSI_DATA_DESC_NO_ACK_IND |
  322. RSI_DATA_DESC_BEACON_FRAME |
  323. RSI_DATA_DESC_INSERT_TSF |
  324. RSI_DATA_DESC_INSERT_SEQ_NO |
  325. RATE_INFO_ENABLE);
  326. bcn_frm->rate_info = cpu_to_le16(vap_id << 14);
  327. bcn_frm->qid_tid = BEACON_HW_Q;
  328. if (conf_is_ht40_plus(conf)) {
  329. bcn_frm->bbp_info = cpu_to_le16(LOWER_20_ENABLE);
  330. bcn_frm->bbp_info |= cpu_to_le16(LOWER_20_ENABLE >> 12);
  331. } else if (conf_is_ht40_minus(conf)) {
  332. bcn_frm->bbp_info = cpu_to_le16(UPPER_20_ENABLE);
  333. bcn_frm->bbp_info |= cpu_to_le16(UPPER_20_ENABLE >> 12);
  334. }
  335. if (common->band == NL80211_BAND_2GHZ)
  336. bcn_frm->bbp_info |= cpu_to_le16(RSI_RATE_1);
  337. else
  338. bcn_frm->bbp_info |= cpu_to_le16(RSI_RATE_6);
  339. if (mac_bcn->data[tim_offset + 2] == 0)
  340. bcn_frm->frame_info |= cpu_to_le16(RSI_DATA_DESC_DTIM_BEACON);
  341. memcpy(&skb->data[FRAME_DESC_SZ], mac_bcn->data, mac_bcn->len);
  342. skb_put(skb, mac_bcn->len + FRAME_DESC_SZ);
  343. dev_kfree_skb(mac_bcn);
  344. return 0;
  345. }
  346. static void bl_cmd_timeout(unsigned long priv)
  347. {
  348. struct rsi_hw *adapter = (struct rsi_hw *)priv;
  349. adapter->blcmd_timer_expired = true;
  350. del_timer(&adapter->bl_cmd_timer);
  351. }
  352. static int bl_start_cmd_timer(struct rsi_hw *adapter, u32 timeout)
  353. {
  354. init_timer(&adapter->bl_cmd_timer);
  355. adapter->bl_cmd_timer.data = (unsigned long)adapter;
  356. adapter->bl_cmd_timer.function = (void *)&bl_cmd_timeout;
  357. adapter->bl_cmd_timer.expires = (msecs_to_jiffies(timeout) + jiffies);
  358. adapter->blcmd_timer_expired = false;
  359. add_timer(&adapter->bl_cmd_timer);
  360. return 0;
  361. }
  362. static int bl_stop_cmd_timer(struct rsi_hw *adapter)
  363. {
  364. adapter->blcmd_timer_expired = false;
  365. if (timer_pending(&adapter->bl_cmd_timer))
  366. del_timer(&adapter->bl_cmd_timer);
  367. return 0;
  368. }
  369. static int bl_write_cmd(struct rsi_hw *adapter, u8 cmd, u8 exp_resp,
  370. u16 *cmd_resp)
  371. {
  372. struct rsi_host_intf_ops *hif_ops = adapter->host_intf_ops;
  373. u32 regin_val = 0, regout_val = 0;
  374. u32 regin_input = 0;
  375. u8 output = 0;
  376. int status;
  377. regin_input = (REGIN_INPUT | adapter->priv->coex_mode);
  378. while (!adapter->blcmd_timer_expired) {
  379. regin_val = 0;
  380. status = hif_ops->master_reg_read(adapter, SWBL_REGIN,
  381. &regin_val, 2);
  382. if (status < 0) {
  383. rsi_dbg(ERR_ZONE,
  384. "%s: Command %0x REGIN reading failed..\n",
  385. __func__, cmd);
  386. return status;
  387. }
  388. mdelay(1);
  389. if ((regin_val >> 12) != REGIN_VALID)
  390. break;
  391. }
  392. if (adapter->blcmd_timer_expired) {
  393. rsi_dbg(ERR_ZONE,
  394. "%s: Command %0x REGIN reading timed out..\n",
  395. __func__, cmd);
  396. return -ETIMEDOUT;
  397. }
  398. rsi_dbg(INFO_ZONE,
  399. "Issuing write to Regin val:%0x sending cmd:%0x\n",
  400. regin_val, (cmd | regin_input << 8));
  401. status = hif_ops->master_reg_write(adapter, SWBL_REGIN,
  402. (cmd | regin_input << 8), 2);
  403. if (status < 0)
  404. return status;
  405. mdelay(1);
  406. if (cmd == LOAD_HOSTED_FW || cmd == JUMP_TO_ZERO_PC) {
  407. /* JUMP_TO_ZERO_PC doesn't expect
  408. * any response. So return from here
  409. */
  410. return 0;
  411. }
  412. while (!adapter->blcmd_timer_expired) {
  413. regout_val = 0;
  414. status = hif_ops->master_reg_read(adapter, SWBL_REGOUT,
  415. &regout_val, 2);
  416. if (status < 0) {
  417. rsi_dbg(ERR_ZONE,
  418. "%s: Command %0x REGOUT reading failed..\n",
  419. __func__, cmd);
  420. return status;
  421. }
  422. mdelay(1);
  423. if ((regout_val >> 8) == REGOUT_VALID)
  424. break;
  425. }
  426. if (adapter->blcmd_timer_expired) {
  427. rsi_dbg(ERR_ZONE,
  428. "%s: Command %0x REGOUT reading timed out..\n",
  429. __func__, cmd);
  430. return status;
  431. }
  432. *cmd_resp = ((u16 *)&regout_val)[0] & 0xffff;
  433. output = ((u8 *)&regout_val)[0] & 0xff;
  434. status = hif_ops->master_reg_write(adapter, SWBL_REGOUT,
  435. (cmd | REGOUT_INVALID << 8), 2);
  436. if (status < 0) {
  437. rsi_dbg(ERR_ZONE,
  438. "%s: Command %0x REGOUT writing failed..\n",
  439. __func__, cmd);
  440. return status;
  441. }
  442. mdelay(1);
  443. if (output != exp_resp) {
  444. rsi_dbg(ERR_ZONE,
  445. "%s: Recvd resp %x for cmd %0x\n",
  446. __func__, output, cmd);
  447. return -EINVAL;
  448. }
  449. rsi_dbg(INFO_ZONE,
  450. "%s: Recvd Expected resp %x for cmd %0x\n",
  451. __func__, output, cmd);
  452. return 0;
  453. }
  454. static int bl_cmd(struct rsi_hw *adapter, u8 cmd, u8 exp_resp, char *str)
  455. {
  456. u16 regout_val = 0;
  457. u32 timeout;
  458. int status;
  459. if ((cmd == EOF_REACHED) || (cmd == PING_VALID) || (cmd == PONG_VALID))
  460. timeout = BL_BURN_TIMEOUT;
  461. else
  462. timeout = BL_CMD_TIMEOUT;
  463. bl_start_cmd_timer(adapter, timeout);
  464. status = bl_write_cmd(adapter, cmd, exp_resp, &regout_val);
  465. if (status < 0) {
  466. rsi_dbg(ERR_ZONE,
  467. "%s: Command %s (%0x) writing failed..\n",
  468. __func__, str, cmd);
  469. return status;
  470. }
  471. bl_stop_cmd_timer(adapter);
  472. return 0;
  473. }
  474. #define CHECK_SUM_OFFSET 20
  475. #define LEN_OFFSET 8
  476. #define ADDR_OFFSET 16
  477. static int bl_write_header(struct rsi_hw *adapter, u8 *flash_content,
  478. u32 content_size)
  479. {
  480. struct rsi_host_intf_ops *hif_ops = adapter->host_intf_ops;
  481. struct bl_header bl_hdr;
  482. u32 write_addr, write_len;
  483. int status;
  484. bl_hdr.flags = 0;
  485. bl_hdr.image_no = cpu_to_le32(adapter->priv->coex_mode);
  486. bl_hdr.check_sum = cpu_to_le32(
  487. *(u32 *)&flash_content[CHECK_SUM_OFFSET]);
  488. bl_hdr.flash_start_address = cpu_to_le32(
  489. *(u32 *)&flash_content[ADDR_OFFSET]);
  490. bl_hdr.flash_len = cpu_to_le32(*(u32 *)&flash_content[LEN_OFFSET]);
  491. write_len = sizeof(struct bl_header);
  492. if (adapter->rsi_host_intf == RSI_HOST_INTF_USB) {
  493. write_addr = PING_BUFFER_ADDRESS;
  494. status = hif_ops->write_reg_multiple(adapter, write_addr,
  495. (u8 *)&bl_hdr, write_len);
  496. if (status < 0) {
  497. rsi_dbg(ERR_ZONE,
  498. "%s: Failed to load Version/CRC structure\n",
  499. __func__);
  500. return status;
  501. }
  502. } else {
  503. write_addr = PING_BUFFER_ADDRESS >> 16;
  504. status = hif_ops->master_access_msword(adapter, write_addr);
  505. if (status < 0) {
  506. rsi_dbg(ERR_ZONE,
  507. "%s: Unable to set ms word to common reg\n",
  508. __func__);
  509. return status;
  510. }
  511. write_addr = RSI_SD_REQUEST_MASTER |
  512. (PING_BUFFER_ADDRESS & 0xFFFF);
  513. status = hif_ops->write_reg_multiple(adapter, write_addr,
  514. (u8 *)&bl_hdr, write_len);
  515. if (status < 0) {
  516. rsi_dbg(ERR_ZONE,
  517. "%s: Failed to load Version/CRC structure\n",
  518. __func__);
  519. return status;
  520. }
  521. }
  522. return 0;
  523. }
  524. static u32 read_flash_capacity(struct rsi_hw *adapter)
  525. {
  526. u32 flash_sz = 0;
  527. if ((adapter->host_intf_ops->master_reg_read(adapter, FLASH_SIZE_ADDR,
  528. &flash_sz, 2)) < 0) {
  529. rsi_dbg(ERR_ZONE,
  530. "%s: Flash size reading failed..\n",
  531. __func__);
  532. return 0;
  533. }
  534. rsi_dbg(INIT_ZONE, "Flash capacity: %d KiloBytes\n", flash_sz);
  535. return (flash_sz * 1024); /* Return size in kbytes */
  536. }
  537. static int ping_pong_write(struct rsi_hw *adapter, u8 cmd, u8 *addr, u32 size)
  538. {
  539. struct rsi_host_intf_ops *hif_ops = adapter->host_intf_ops;
  540. u32 block_size = adapter->block_size;
  541. u32 cmd_addr;
  542. u16 cmd_resp, cmd_req;
  543. u8 *str;
  544. int status;
  545. if (cmd == PING_WRITE) {
  546. cmd_addr = PING_BUFFER_ADDRESS;
  547. cmd_resp = PONG_AVAIL;
  548. cmd_req = PING_VALID;
  549. str = "PING_VALID";
  550. } else {
  551. cmd_addr = PONG_BUFFER_ADDRESS;
  552. cmd_resp = PING_AVAIL;
  553. cmd_req = PONG_VALID;
  554. str = "PONG_VALID";
  555. }
  556. status = hif_ops->load_data_master_write(adapter, cmd_addr, size,
  557. block_size, addr);
  558. if (status) {
  559. rsi_dbg(ERR_ZONE, "%s: Unable to write blk at addr %0x\n",
  560. __func__, *addr);
  561. return status;
  562. }
  563. status = bl_cmd(adapter, cmd_req, cmd_resp, str);
  564. if (status) {
  565. bl_stop_cmd_timer(adapter);
  566. return status;
  567. }
  568. return 0;
  569. }
  570. static int auto_fw_upgrade(struct rsi_hw *adapter, u8 *flash_content,
  571. u32 content_size)
  572. {
  573. u8 cmd, *temp_flash_content;
  574. u32 temp_content_size, num_flash, index;
  575. u32 flash_start_address;
  576. int status;
  577. temp_flash_content = flash_content;
  578. if (content_size > MAX_FLASH_FILE_SIZE) {
  579. rsi_dbg(ERR_ZONE,
  580. "%s: Flash Content size is more than 400K %u\n",
  581. __func__, MAX_FLASH_FILE_SIZE);
  582. return -EINVAL;
  583. }
  584. flash_start_address = *(u32 *)&flash_content[FLASH_START_ADDRESS];
  585. rsi_dbg(INFO_ZONE, "flash start address: %08x\n", flash_start_address);
  586. if (flash_start_address < FW_IMAGE_MIN_ADDRESS) {
  587. rsi_dbg(ERR_ZONE,
  588. "%s: Fw image Flash Start Address is less than 64K\n",
  589. __func__);
  590. return -EINVAL;
  591. }
  592. if (flash_start_address % FLASH_SECTOR_SIZE) {
  593. rsi_dbg(ERR_ZONE,
  594. "%s: Flash Start Address is not multiple of 4K\n",
  595. __func__);
  596. return -EINVAL;
  597. }
  598. if ((flash_start_address + content_size) > adapter->flash_capacity) {
  599. rsi_dbg(ERR_ZONE,
  600. "%s: Flash Content will cross max flash size\n",
  601. __func__);
  602. return -EINVAL;
  603. }
  604. temp_content_size = content_size;
  605. num_flash = content_size / FLASH_WRITE_CHUNK_SIZE;
  606. rsi_dbg(INFO_ZONE, "content_size: %d, num_flash: %d\n",
  607. content_size, num_flash);
  608. for (index = 0; index <= num_flash; index++) {
  609. rsi_dbg(INFO_ZONE, "flash index: %d\n", index);
  610. if (index != num_flash) {
  611. content_size = FLASH_WRITE_CHUNK_SIZE;
  612. rsi_dbg(INFO_ZONE, "QSPI content_size:%d\n",
  613. content_size);
  614. } else {
  615. content_size =
  616. temp_content_size % FLASH_WRITE_CHUNK_SIZE;
  617. rsi_dbg(INFO_ZONE,
  618. "Writing last sector content_size:%d\n",
  619. content_size);
  620. if (!content_size) {
  621. rsi_dbg(INFO_ZONE, "instruction size zero\n");
  622. break;
  623. }
  624. }
  625. if (index % 2)
  626. cmd = PING_WRITE;
  627. else
  628. cmd = PONG_WRITE;
  629. status = ping_pong_write(adapter, cmd, flash_content,
  630. content_size);
  631. if (status) {
  632. rsi_dbg(ERR_ZONE, "%s: Unable to load %d block\n",
  633. __func__, index);
  634. return status;
  635. }
  636. rsi_dbg(INFO_ZONE,
  637. "%s: Successfully loaded %d instructions\n",
  638. __func__, index);
  639. flash_content += content_size;
  640. }
  641. status = bl_cmd(adapter, EOF_REACHED, FW_LOADING_SUCCESSFUL,
  642. "EOF_REACHED");
  643. if (status) {
  644. bl_stop_cmd_timer(adapter);
  645. return status;
  646. }
  647. rsi_dbg(INFO_ZONE, "FW loading is done and FW is running..\n");
  648. return 0;
  649. }
  650. static int rsi_load_firmware(struct rsi_hw *adapter)
  651. {
  652. struct rsi_host_intf_ops *hif_ops = adapter->host_intf_ops;
  653. const struct firmware *fw_entry = NULL;
  654. u32 regout_val = 0, content_size;
  655. u16 tmp_regout_val = 0;
  656. u8 *flash_content = NULL;
  657. struct ta_metadata *metadata_p;
  658. int status;
  659. bl_start_cmd_timer(adapter, BL_CMD_TIMEOUT);
  660. while (!adapter->blcmd_timer_expired) {
  661. status = hif_ops->master_reg_read(adapter, SWBL_REGOUT,
  662. &regout_val, 2);
  663. if (status < 0) {
  664. rsi_dbg(ERR_ZONE,
  665. "%s: REGOUT read failed\n", __func__);
  666. return status;
  667. }
  668. mdelay(1);
  669. if ((regout_val >> 8) == REGOUT_VALID)
  670. break;
  671. }
  672. if (adapter->blcmd_timer_expired) {
  673. rsi_dbg(ERR_ZONE, "%s: REGOUT read timedout\n", __func__);
  674. rsi_dbg(ERR_ZONE,
  675. "%s: Soft boot loader not present\n", __func__);
  676. return -ETIMEDOUT;
  677. }
  678. bl_stop_cmd_timer(adapter);
  679. rsi_dbg(INFO_ZONE, "Received Board Version Number: %x\n",
  680. (regout_val & 0xff));
  681. status = hif_ops->master_reg_write(adapter, SWBL_REGOUT,
  682. (REGOUT_INVALID | REGOUT_INVALID << 8),
  683. 2);
  684. if (status < 0) {
  685. rsi_dbg(ERR_ZONE, "%s: REGOUT writing failed..\n", __func__);
  686. return status;
  687. }
  688. mdelay(1);
  689. status = bl_cmd(adapter, CONFIG_AUTO_READ_MODE, CMD_PASS,
  690. "AUTO_READ_CMD");
  691. if (status < 0)
  692. return status;
  693. adapter->flash_capacity = read_flash_capacity(adapter);
  694. if (adapter->flash_capacity <= 0) {
  695. rsi_dbg(ERR_ZONE,
  696. "%s: Unable to read flash size from EEPROM\n",
  697. __func__);
  698. return -EINVAL;
  699. }
  700. metadata_p = &metadata_flash_content[adapter->priv->coex_mode];
  701. rsi_dbg(INIT_ZONE, "%s: Loading file %s\n", __func__, metadata_p->name);
  702. adapter->fw_file_name = metadata_p->name;
  703. status = request_firmware(&fw_entry, metadata_p->name, adapter->device);
  704. if (status < 0) {
  705. rsi_dbg(ERR_ZONE, "%s: Failed to open file %s\n",
  706. __func__, metadata_p->name);
  707. return status;
  708. }
  709. flash_content = kmemdup(fw_entry->data, fw_entry->size, GFP_KERNEL);
  710. if (!flash_content) {
  711. rsi_dbg(ERR_ZONE, "%s: Failed to copy firmware\n", __func__);
  712. status = -EIO;
  713. goto fail;
  714. }
  715. content_size = fw_entry->size;
  716. rsi_dbg(INFO_ZONE, "FW Length = %d bytes\n", content_size);
  717. status = bl_write_header(adapter, flash_content, content_size);
  718. if (status) {
  719. rsi_dbg(ERR_ZONE,
  720. "%s: RPS Image header loading failed\n",
  721. __func__);
  722. goto fail;
  723. }
  724. bl_start_cmd_timer(adapter, BL_CMD_TIMEOUT);
  725. status = bl_write_cmd(adapter, CHECK_CRC, CMD_PASS, &tmp_regout_val);
  726. if (status) {
  727. bl_stop_cmd_timer(adapter);
  728. rsi_dbg(ERR_ZONE,
  729. "%s: CHECK_CRC Command writing failed..\n",
  730. __func__);
  731. if ((tmp_regout_val & 0xff) == CMD_FAIL) {
  732. rsi_dbg(ERR_ZONE,
  733. "CRC Fail.. Proceeding to Upgrade mode\n");
  734. goto fw_upgrade;
  735. }
  736. }
  737. bl_stop_cmd_timer(adapter);
  738. status = bl_cmd(adapter, POLLING_MODE, CMD_PASS, "POLLING_MODE");
  739. if (status)
  740. goto fail;
  741. load_image_cmd:
  742. status = bl_cmd(adapter, LOAD_HOSTED_FW, LOADING_INITIATED,
  743. "LOAD_HOSTED_FW");
  744. if (status)
  745. goto fail;
  746. rsi_dbg(INFO_ZONE, "Load Image command passed..\n");
  747. goto success;
  748. fw_upgrade:
  749. status = bl_cmd(adapter, BURN_HOSTED_FW, SEND_RPS_FILE, "FW_UPGRADE");
  750. if (status)
  751. goto fail;
  752. rsi_dbg(INFO_ZONE, "Burn Command Pass.. Upgrading the firmware\n");
  753. status = auto_fw_upgrade(adapter, flash_content, content_size);
  754. if (status == 0) {
  755. rsi_dbg(ERR_ZONE, "Firmware upgradation Done\n");
  756. goto load_image_cmd;
  757. }
  758. rsi_dbg(ERR_ZONE, "Firmware upgrade failed\n");
  759. status = bl_cmd(adapter, CONFIG_AUTO_READ_MODE, CMD_PASS,
  760. "AUTO_READ_MODE");
  761. if (status)
  762. goto fail;
  763. success:
  764. rsi_dbg(ERR_ZONE, "***** Firmware Loading successful *****\n");
  765. kfree(flash_content);
  766. release_firmware(fw_entry);
  767. return 0;
  768. fail:
  769. rsi_dbg(ERR_ZONE, "##### Firmware loading failed #####\n");
  770. kfree(flash_content);
  771. release_firmware(fw_entry);
  772. return status;
  773. }
  774. int rsi_hal_device_init(struct rsi_hw *adapter)
  775. {
  776. struct rsi_common *common = adapter->priv;
  777. common->coex_mode = RSI_DEV_COEX_MODE_WIFI_ALONE;
  778. common->oper_mode = RSI_DEV_OPMODE_WIFI_ALONE;
  779. adapter->device_model = RSI_DEV_9113;
  780. switch (adapter->device_model) {
  781. case RSI_DEV_9113:
  782. if (rsi_load_firmware(adapter)) {
  783. rsi_dbg(ERR_ZONE,
  784. "%s: Failed to load TA instructions\n",
  785. __func__);
  786. return -EINVAL;
  787. }
  788. break;
  789. default:
  790. return -EINVAL;
  791. }
  792. common->fsm_state = FSM_CARD_NOT_READY;
  793. return 0;
  794. }
  795. EXPORT_SYMBOL_GPL(rsi_hal_device_init);