iwl-trans.h 38 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201
  1. /******************************************************************************
  2. *
  3. * This file is provided under a dual BSD/GPLv2 license. When using or
  4. * redistributing this file, you may do so under either license.
  5. *
  6. * GPL LICENSE SUMMARY
  7. *
  8. * Copyright(c) 2007 - 2014 Intel Corporation. All rights reserved.
  9. * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH
  10. * Copyright(c) 2016 - 2017 Intel Deutschland GmbH
  11. *
  12. * This program is free software; you can redistribute it and/or modify
  13. * it under the terms of version 2 of the GNU General Public License as
  14. * published by the Free Software Foundation.
  15. *
  16. * This program is distributed in the hope that it will be useful, but
  17. * WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  19. * General Public License for more details.
  20. *
  21. * You should have received a copy of the GNU General Public License
  22. * along with this program; if not, write to the Free Software
  23. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
  24. * USA
  25. *
  26. * The full GNU General Public License is included in this distribution
  27. * in the file called COPYING.
  28. *
  29. * Contact Information:
  30. * Intel Linux Wireless <linuxwifi@intel.com>
  31. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  32. *
  33. * BSD LICENSE
  34. *
  35. * Copyright(c) 2005 - 2014 Intel Corporation. All rights reserved.
  36. * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH
  37. * Copyright(c) 2016 - 2017 Intel Deutschland GmbH
  38. * All rights reserved.
  39. *
  40. * Redistribution and use in source and binary forms, with or without
  41. * modification, are permitted provided that the following conditions
  42. * are met:
  43. *
  44. * * Redistributions of source code must retain the above copyright
  45. * notice, this list of conditions and the following disclaimer.
  46. * * Redistributions in binary form must reproduce the above copyright
  47. * notice, this list of conditions and the following disclaimer in
  48. * the documentation and/or other materials provided with the
  49. * distribution.
  50. * * Neither the name Intel Corporation nor the names of its
  51. * contributors may be used to endorse or promote products derived
  52. * from this software without specific prior written permission.
  53. *
  54. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  55. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  56. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  57. * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  58. * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  59. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  60. * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  61. * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  62. * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  63. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  64. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  65. *
  66. *****************************************************************************/
  67. #ifndef __iwl_trans_h__
  68. #define __iwl_trans_h__
  69. #include <linux/ieee80211.h>
  70. #include <linux/mm.h> /* for page_address */
  71. #include <linux/lockdep.h>
  72. #include <linux/kernel.h>
  73. #include "iwl-debug.h"
  74. #include "iwl-config.h"
  75. #include "fw/img.h"
  76. #include "iwl-op-mode.h"
  77. #include "fw/api/cmdhdr.h"
  78. #include "fw/api/txq.h"
  79. /**
  80. * DOC: Transport layer - what is it ?
  81. *
  82. * The transport layer is the layer that deals with the HW directly. It provides
  83. * an abstraction of the underlying HW to the upper layer. The transport layer
  84. * doesn't provide any policy, algorithm or anything of this kind, but only
  85. * mechanisms to make the HW do something. It is not completely stateless but
  86. * close to it.
  87. * We will have an implementation for each different supported bus.
  88. */
  89. /**
  90. * DOC: Life cycle of the transport layer
  91. *
  92. * The transport layer has a very precise life cycle.
  93. *
  94. * 1) A helper function is called during the module initialization and
  95. * registers the bus driver's ops with the transport's alloc function.
  96. * 2) Bus's probe calls to the transport layer's allocation functions.
  97. * Of course this function is bus specific.
  98. * 3) This allocation functions will spawn the upper layer which will
  99. * register mac80211.
  100. *
  101. * 4) At some point (i.e. mac80211's start call), the op_mode will call
  102. * the following sequence:
  103. * start_hw
  104. * start_fw
  105. *
  106. * 5) Then when finished (or reset):
  107. * stop_device
  108. *
  109. * 6) Eventually, the free function will be called.
  110. */
  111. #define FH_RSCSR_FRAME_SIZE_MSK 0x00003FFF /* bits 0-13 */
  112. #define FH_RSCSR_FRAME_INVALID 0x55550000
  113. #define FH_RSCSR_FRAME_ALIGN 0x40
  114. #define FH_RSCSR_RPA_EN BIT(25)
  115. #define FH_RSCSR_RXQ_POS 16
  116. #define FH_RSCSR_RXQ_MASK 0x3F0000
  117. struct iwl_rx_packet {
  118. /*
  119. * The first 4 bytes of the RX frame header contain both the RX frame
  120. * size and some flags.
  121. * Bit fields:
  122. * 31: flag flush RB request
  123. * 30: flag ignore TC (terminal counter) request
  124. * 29: flag fast IRQ request
  125. * 28-26: Reserved
  126. * 25: Offload enabled
  127. * 24: RPF enabled
  128. * 23: RSS enabled
  129. * 22: Checksum enabled
  130. * 21-16: RX queue
  131. * 15-14: Reserved
  132. * 13-00: RX frame size
  133. */
  134. __le32 len_n_flags;
  135. struct iwl_cmd_header hdr;
  136. u8 data[];
  137. } __packed;
  138. static inline u32 iwl_rx_packet_len(const struct iwl_rx_packet *pkt)
  139. {
  140. return le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK;
  141. }
  142. static inline u32 iwl_rx_packet_payload_len(const struct iwl_rx_packet *pkt)
  143. {
  144. return iwl_rx_packet_len(pkt) - sizeof(pkt->hdr);
  145. }
  146. /**
  147. * enum CMD_MODE - how to send the host commands ?
  148. *
  149. * @CMD_ASYNC: Return right away and don't wait for the response
  150. * @CMD_WANT_SKB: Not valid with CMD_ASYNC. The caller needs the buffer of
  151. * the response. The caller needs to call iwl_free_resp when done.
  152. * @CMD_HIGH_PRIO: The command is high priority - it goes to the front of the
  153. * command queue, but after other high priority commands. Valid only
  154. * with CMD_ASYNC.
  155. * @CMD_SEND_IN_IDLE: The command should be sent even when the trans is idle.
  156. * @CMD_MAKE_TRANS_IDLE: The command response should mark the trans as idle.
  157. * @CMD_WAKE_UP_TRANS: The command response should wake up the trans
  158. * (i.e. mark it as non-idle).
  159. * @CMD_WANT_ASYNC_CALLBACK: the op_mode's async callback function must be
  160. * called after this command completes. Valid only with CMD_ASYNC.
  161. */
  162. enum CMD_MODE {
  163. CMD_ASYNC = BIT(0),
  164. CMD_WANT_SKB = BIT(1),
  165. CMD_SEND_IN_RFKILL = BIT(2),
  166. CMD_HIGH_PRIO = BIT(3),
  167. CMD_SEND_IN_IDLE = BIT(4),
  168. CMD_MAKE_TRANS_IDLE = BIT(5),
  169. CMD_WAKE_UP_TRANS = BIT(6),
  170. CMD_WANT_ASYNC_CALLBACK = BIT(7),
  171. };
  172. #define DEF_CMD_PAYLOAD_SIZE 320
  173. /**
  174. * struct iwl_device_cmd
  175. *
  176. * For allocation of the command and tx queues, this establishes the overall
  177. * size of the largest command we send to uCode, except for commands that
  178. * aren't fully copied and use other TFD space.
  179. */
  180. struct iwl_device_cmd {
  181. union {
  182. struct {
  183. struct iwl_cmd_header hdr; /* uCode API */
  184. u8 payload[DEF_CMD_PAYLOAD_SIZE];
  185. };
  186. struct {
  187. struct iwl_cmd_header_wide hdr_wide;
  188. u8 payload_wide[DEF_CMD_PAYLOAD_SIZE -
  189. sizeof(struct iwl_cmd_header_wide) +
  190. sizeof(struct iwl_cmd_header)];
  191. };
  192. };
  193. } __packed;
  194. #define TFD_MAX_PAYLOAD_SIZE (sizeof(struct iwl_device_cmd))
  195. /*
  196. * number of transfer buffers (fragments) per transmit frame descriptor;
  197. * this is just the driver's idea, the hardware supports 20
  198. */
  199. #define IWL_MAX_CMD_TBS_PER_TFD 2
  200. /**
  201. * enum iwl_hcmd_dataflag - flag for each one of the chunks of the command
  202. *
  203. * @IWL_HCMD_DFL_NOCOPY: By default, the command is copied to the host command's
  204. * ring. The transport layer doesn't map the command's buffer to DMA, but
  205. * rather copies it to a previously allocated DMA buffer. This flag tells
  206. * the transport layer not to copy the command, but to map the existing
  207. * buffer (that is passed in) instead. This saves the memcpy and allows
  208. * commands that are bigger than the fixed buffer to be submitted.
  209. * Note that a TFD entry after a NOCOPY one cannot be a normal copied one.
  210. * @IWL_HCMD_DFL_DUP: Only valid without NOCOPY, duplicate the memory for this
  211. * chunk internally and free it again after the command completes. This
  212. * can (currently) be used only once per command.
  213. * Note that a TFD entry after a DUP one cannot be a normal copied one.
  214. */
  215. enum iwl_hcmd_dataflag {
  216. IWL_HCMD_DFL_NOCOPY = BIT(0),
  217. IWL_HCMD_DFL_DUP = BIT(1),
  218. };
  219. /**
  220. * struct iwl_host_cmd - Host command to the uCode
  221. *
  222. * @data: array of chunks that composes the data of the host command
  223. * @resp_pkt: response packet, if %CMD_WANT_SKB was set
  224. * @_rx_page_order: (internally used to free response packet)
  225. * @_rx_page_addr: (internally used to free response packet)
  226. * @flags: can be CMD_*
  227. * @len: array of the lengths of the chunks in data
  228. * @dataflags: IWL_HCMD_DFL_*
  229. * @id: command id of the host command, for wide commands encoding the
  230. * version and group as well
  231. */
  232. struct iwl_host_cmd {
  233. const void *data[IWL_MAX_CMD_TBS_PER_TFD];
  234. struct iwl_rx_packet *resp_pkt;
  235. unsigned long _rx_page_addr;
  236. u32 _rx_page_order;
  237. u32 flags;
  238. u32 id;
  239. u16 len[IWL_MAX_CMD_TBS_PER_TFD];
  240. u8 dataflags[IWL_MAX_CMD_TBS_PER_TFD];
  241. };
  242. static inline void iwl_free_resp(struct iwl_host_cmd *cmd)
  243. {
  244. free_pages(cmd->_rx_page_addr, cmd->_rx_page_order);
  245. }
  246. struct iwl_rx_cmd_buffer {
  247. struct page *_page;
  248. int _offset;
  249. bool _page_stolen;
  250. u32 _rx_page_order;
  251. unsigned int truesize;
  252. };
  253. static inline void *rxb_addr(struct iwl_rx_cmd_buffer *r)
  254. {
  255. return (void *)((unsigned long)page_address(r->_page) + r->_offset);
  256. }
  257. static inline int rxb_offset(struct iwl_rx_cmd_buffer *r)
  258. {
  259. return r->_offset;
  260. }
  261. static inline struct page *rxb_steal_page(struct iwl_rx_cmd_buffer *r)
  262. {
  263. r->_page_stolen = true;
  264. get_page(r->_page);
  265. return r->_page;
  266. }
  267. static inline void iwl_free_rxb(struct iwl_rx_cmd_buffer *r)
  268. {
  269. __free_pages(r->_page, r->_rx_page_order);
  270. }
  271. #define MAX_NO_RECLAIM_CMDS 6
  272. #define IWL_MASK(lo, hi) ((1 << (hi)) | ((1 << (hi)) - (1 << (lo))))
  273. /*
  274. * Maximum number of HW queues the transport layer
  275. * currently supports
  276. */
  277. #define IWL_MAX_HW_QUEUES 32
  278. #define IWL_MAX_TVQM_QUEUES 512
  279. #define IWL_MAX_TID_COUNT 8
  280. #define IWL_MGMT_TID 15
  281. #define IWL_FRAME_LIMIT 64
  282. #define IWL_MAX_RX_HW_QUEUES 16
  283. /**
  284. * enum iwl_wowlan_status - WoWLAN image/device status
  285. * @IWL_D3_STATUS_ALIVE: firmware is still running after resume
  286. * @IWL_D3_STATUS_RESET: device was reset while suspended
  287. */
  288. enum iwl_d3_status {
  289. IWL_D3_STATUS_ALIVE,
  290. IWL_D3_STATUS_RESET,
  291. };
  292. /**
  293. * enum iwl_trans_status: transport status flags
  294. * @STATUS_SYNC_HCMD_ACTIVE: a SYNC command is being processed
  295. * @STATUS_DEVICE_ENABLED: APM is enabled
  296. * @STATUS_TPOWER_PMI: the device might be asleep (need to wake it up)
  297. * @STATUS_INT_ENABLED: interrupts are enabled
  298. * @STATUS_RFKILL_HW: the actual HW state of the RF-kill switch
  299. * @STATUS_RFKILL_OPMODE: RF-kill state reported to opmode
  300. * @STATUS_FW_ERROR: the fw is in error state
  301. * @STATUS_TRANS_GOING_IDLE: shutting down the trans, only special commands
  302. * are sent
  303. * @STATUS_TRANS_IDLE: the trans is idle - general commands are not to be sent
  304. * @STATUS_TRANS_DEAD: trans is dead - avoid any read/write operation
  305. */
  306. enum iwl_trans_status {
  307. STATUS_SYNC_HCMD_ACTIVE,
  308. STATUS_DEVICE_ENABLED,
  309. STATUS_TPOWER_PMI,
  310. STATUS_INT_ENABLED,
  311. STATUS_RFKILL_HW,
  312. STATUS_RFKILL_OPMODE,
  313. STATUS_FW_ERROR,
  314. STATUS_TRANS_GOING_IDLE,
  315. STATUS_TRANS_IDLE,
  316. STATUS_TRANS_DEAD,
  317. };
  318. static inline int
  319. iwl_trans_get_rb_size_order(enum iwl_amsdu_size rb_size)
  320. {
  321. switch (rb_size) {
  322. case IWL_AMSDU_4K:
  323. return get_order(4 * 1024);
  324. case IWL_AMSDU_8K:
  325. return get_order(8 * 1024);
  326. case IWL_AMSDU_12K:
  327. return get_order(12 * 1024);
  328. default:
  329. WARN_ON(1);
  330. return -1;
  331. }
  332. }
  333. struct iwl_hcmd_names {
  334. u8 cmd_id;
  335. const char *const cmd_name;
  336. };
  337. #define HCMD_NAME(x) \
  338. { .cmd_id = x, .cmd_name = #x }
  339. struct iwl_hcmd_arr {
  340. const struct iwl_hcmd_names *arr;
  341. int size;
  342. };
  343. #define HCMD_ARR(x) \
  344. { .arr = x, .size = ARRAY_SIZE(x) }
  345. /**
  346. * struct iwl_trans_config - transport configuration
  347. *
  348. * @op_mode: pointer to the upper layer.
  349. * @cmd_queue: the index of the command queue.
  350. * Must be set before start_fw.
  351. * @cmd_fifo: the fifo for host commands
  352. * @cmd_q_wdg_timeout: the timeout of the watchdog timer for the command queue.
  353. * @no_reclaim_cmds: Some devices erroneously don't set the
  354. * SEQ_RX_FRAME bit on some notifications, this is the
  355. * list of such notifications to filter. Max length is
  356. * %MAX_NO_RECLAIM_CMDS.
  357. * @n_no_reclaim_cmds: # of commands in list
  358. * @rx_buf_size: RX buffer size needed for A-MSDUs
  359. * if unset 4k will be the RX buffer size
  360. * @bc_table_dword: set to true if the BC table expects the byte count to be
  361. * in DWORD (as opposed to bytes)
  362. * @scd_set_active: should the transport configure the SCD for HCMD queue
  363. * @sw_csum_tx: transport should compute the TCP checksum
  364. * @command_groups: array of command groups, each member is an array of the
  365. * commands in the group; for debugging only
  366. * @command_groups_size: number of command groups, to avoid illegal access
  367. * @sdio_adma_addr: the default address to set for the ADMA in SDIO mode until
  368. * we get the ALIVE from the uCode
  369. * @cb_data_offs: offset inside skb->cb to store transport data at, must have
  370. * space for at least two pointers
  371. */
  372. struct iwl_trans_config {
  373. struct iwl_op_mode *op_mode;
  374. u8 cmd_queue;
  375. u8 cmd_fifo;
  376. unsigned int cmd_q_wdg_timeout;
  377. const u8 *no_reclaim_cmds;
  378. unsigned int n_no_reclaim_cmds;
  379. enum iwl_amsdu_size rx_buf_size;
  380. bool bc_table_dword;
  381. bool scd_set_active;
  382. bool sw_csum_tx;
  383. const struct iwl_hcmd_arr *command_groups;
  384. int command_groups_size;
  385. u32 sdio_adma_addr;
  386. u8 cb_data_offs;
  387. };
  388. struct iwl_trans_dump_data {
  389. u32 len;
  390. u8 data[];
  391. };
  392. struct iwl_trans;
  393. struct iwl_trans_txq_scd_cfg {
  394. u8 fifo;
  395. u8 sta_id;
  396. u8 tid;
  397. bool aggregate;
  398. int frame_limit;
  399. };
  400. /**
  401. * struct iwl_trans_ops - transport specific operations
  402. *
  403. * All the handlers MUST be implemented
  404. *
  405. * @start_hw: starts the HW. If low_power is true, the NIC needs to be taken
  406. * out of a low power state. From that point on, the HW can send
  407. * interrupts. May sleep.
  408. * @op_mode_leave: Turn off the HW RF kill indication if on
  409. * May sleep
  410. * @start_fw: allocates and inits all the resources for the transport
  411. * layer. Also kick a fw image.
  412. * May sleep
  413. * @fw_alive: called when the fw sends alive notification. If the fw provides
  414. * the SCD base address in SRAM, then provide it here, or 0 otherwise.
  415. * May sleep
  416. * @stop_device: stops the whole device (embedded CPU put to reset) and stops
  417. * the HW. If low_power is true, the NIC will be put in low power state.
  418. * From that point on, the HW will be stopped but will still issue an
  419. * interrupt if the HW RF kill switch is triggered.
  420. * This callback must do the right thing and not crash even if %start_hw()
  421. * was called but not &start_fw(). May sleep.
  422. * @d3_suspend: put the device into the correct mode for WoWLAN during
  423. * suspend. This is optional, if not implemented WoWLAN will not be
  424. * supported. This callback may sleep.
  425. * @d3_resume: resume the device after WoWLAN, enabling the opmode to
  426. * talk to the WoWLAN image to get its status. This is optional, if not
  427. * implemented WoWLAN will not be supported. This callback may sleep.
  428. * @send_cmd:send a host command. Must return -ERFKILL if RFkill is asserted.
  429. * If RFkill is asserted in the middle of a SYNC host command, it must
  430. * return -ERFKILL straight away.
  431. * May sleep only if CMD_ASYNC is not set
  432. * @tx: send an skb. The transport relies on the op_mode to zero the
  433. * the ieee80211_tx_info->driver_data. If the MPDU is an A-MSDU, all
  434. * the CSUM will be taken care of (TCP CSUM and IP header in case of
  435. * IPv4). If the MPDU is a single MSDU, the op_mode must compute the IP
  436. * header if it is IPv4.
  437. * Must be atomic
  438. * @reclaim: free packet until ssn. Returns a list of freed packets.
  439. * Must be atomic
  440. * @txq_enable: setup a queue. To setup an AC queue, use the
  441. * iwl_trans_ac_txq_enable wrapper. fw_alive must have been called before
  442. * this one. The op_mode must not configure the HCMD queue. The scheduler
  443. * configuration may be %NULL, in which case the hardware will not be
  444. * configured. If true is returned, the operation mode needs to increment
  445. * the sequence number of the packets routed to this queue because of a
  446. * hardware scheduler bug. May sleep.
  447. * @txq_disable: de-configure a Tx queue to send AMPDUs
  448. * Must be atomic
  449. * @txq_set_shared_mode: change Tx queue shared/unshared marking
  450. * @wait_tx_queues_empty: wait until tx queues are empty. May sleep.
  451. * @wait_txq_empty: wait until specific tx queue is empty. May sleep.
  452. * @freeze_txq_timer: prevents the timer of the queue from firing until the
  453. * queue is set to awake. Must be atomic.
  454. * @block_txq_ptrs: stop updating the write pointers of the Tx queues. Note
  455. * that the transport needs to refcount the calls since this function
  456. * will be called several times with block = true, and then the queues
  457. * need to be unblocked only after the same number of calls with
  458. * block = false.
  459. * @write8: write a u8 to a register at offset ofs from the BAR
  460. * @write32: write a u32 to a register at offset ofs from the BAR
  461. * @read32: read a u32 register at offset ofs from the BAR
  462. * @read_prph: read a DWORD from a periphery register
  463. * @write_prph: write a DWORD to a periphery register
  464. * @read_mem: read device's SRAM in DWORD
  465. * @write_mem: write device's SRAM in DWORD. If %buf is %NULL, then the memory
  466. * will be zeroed.
  467. * @configure: configure parameters required by the transport layer from
  468. * the op_mode. May be called several times before start_fw, can't be
  469. * called after that.
  470. * @set_pmi: set the power pmi state
  471. * @grab_nic_access: wake the NIC to be able to access non-HBUS regs.
  472. * Sleeping is not allowed between grab_nic_access and
  473. * release_nic_access.
  474. * @release_nic_access: let the NIC go to sleep. The "flags" parameter
  475. * must be the same one that was sent before to the grab_nic_access.
  476. * @set_bits_mask - set SRAM register according to value and mask.
  477. * @ref: grab a reference to the transport/FW layers, disallowing
  478. * certain low power states
  479. * @unref: release a reference previously taken with @ref. Note that
  480. * initially the reference count is 1, making an initial @unref
  481. * necessary to allow low power states.
  482. * @dump_data: return a vmalloc'ed buffer with debug data, maybe containing last
  483. * TX'ed commands and similar. The buffer will be vfree'd by the caller.
  484. * Note that the transport must fill in the proper file headers.
  485. */
  486. struct iwl_trans_ops {
  487. int (*start_hw)(struct iwl_trans *iwl_trans, bool low_power);
  488. void (*op_mode_leave)(struct iwl_trans *iwl_trans);
  489. int (*start_fw)(struct iwl_trans *trans, const struct fw_img *fw,
  490. bool run_in_rfkill);
  491. int (*update_sf)(struct iwl_trans *trans,
  492. struct iwl_sf_region *st_fwrd_space);
  493. void (*fw_alive)(struct iwl_trans *trans, u32 scd_addr);
  494. void (*stop_device)(struct iwl_trans *trans, bool low_power);
  495. void (*d3_suspend)(struct iwl_trans *trans, bool test, bool reset);
  496. int (*d3_resume)(struct iwl_trans *trans, enum iwl_d3_status *status,
  497. bool test, bool reset);
  498. int (*send_cmd)(struct iwl_trans *trans, struct iwl_host_cmd *cmd);
  499. int (*tx)(struct iwl_trans *trans, struct sk_buff *skb,
  500. struct iwl_device_cmd *dev_cmd, int queue);
  501. void (*reclaim)(struct iwl_trans *trans, int queue, int ssn,
  502. struct sk_buff_head *skbs);
  503. bool (*txq_enable)(struct iwl_trans *trans, int queue, u16 ssn,
  504. const struct iwl_trans_txq_scd_cfg *cfg,
  505. unsigned int queue_wdg_timeout);
  506. void (*txq_disable)(struct iwl_trans *trans, int queue,
  507. bool configure_scd);
  508. /* a000 functions */
  509. int (*txq_alloc)(struct iwl_trans *trans,
  510. struct iwl_tx_queue_cfg_cmd *cmd,
  511. int cmd_id,
  512. unsigned int queue_wdg_timeout);
  513. void (*txq_free)(struct iwl_trans *trans, int queue);
  514. void (*txq_set_shared_mode)(struct iwl_trans *trans, u32 txq_id,
  515. bool shared);
  516. int (*wait_tx_queues_empty)(struct iwl_trans *trans, u32 txq_bm);
  517. int (*wait_txq_empty)(struct iwl_trans *trans, int queue);
  518. void (*freeze_txq_timer)(struct iwl_trans *trans, unsigned long txqs,
  519. bool freeze);
  520. void (*block_txq_ptrs)(struct iwl_trans *trans, bool block);
  521. void (*write8)(struct iwl_trans *trans, u32 ofs, u8 val);
  522. void (*write32)(struct iwl_trans *trans, u32 ofs, u32 val);
  523. u32 (*read32)(struct iwl_trans *trans, u32 ofs);
  524. u32 (*read_prph)(struct iwl_trans *trans, u32 ofs);
  525. void (*write_prph)(struct iwl_trans *trans, u32 ofs, u32 val);
  526. int (*read_mem)(struct iwl_trans *trans, u32 addr,
  527. void *buf, int dwords);
  528. int (*write_mem)(struct iwl_trans *trans, u32 addr,
  529. const void *buf, int dwords);
  530. void (*configure)(struct iwl_trans *trans,
  531. const struct iwl_trans_config *trans_cfg);
  532. void (*set_pmi)(struct iwl_trans *trans, bool state);
  533. bool (*grab_nic_access)(struct iwl_trans *trans, unsigned long *flags);
  534. void (*release_nic_access)(struct iwl_trans *trans,
  535. unsigned long *flags);
  536. void (*set_bits_mask)(struct iwl_trans *trans, u32 reg, u32 mask,
  537. u32 value);
  538. void (*ref)(struct iwl_trans *trans);
  539. void (*unref)(struct iwl_trans *trans);
  540. int (*suspend)(struct iwl_trans *trans);
  541. void (*resume)(struct iwl_trans *trans);
  542. struct iwl_trans_dump_data *(*dump_data)(struct iwl_trans *trans,
  543. const struct iwl_fw_dbg_trigger_tlv
  544. *trigger);
  545. };
  546. /**
  547. * enum iwl_trans_state - state of the transport layer
  548. *
  549. * @IWL_TRANS_NO_FW: no fw has sent an alive response
  550. * @IWL_TRANS_FW_ALIVE: a fw has sent an alive response
  551. */
  552. enum iwl_trans_state {
  553. IWL_TRANS_NO_FW = 0,
  554. IWL_TRANS_FW_ALIVE = 1,
  555. };
  556. /**
  557. * DOC: Platform power management
  558. *
  559. * There are two types of platform power management: system-wide
  560. * (WoWLAN) and runtime.
  561. *
  562. * In system-wide power management the entire platform goes into a low
  563. * power state (e.g. idle or suspend to RAM) at the same time and the
  564. * device is configured as a wakeup source for the entire platform.
  565. * This is usually triggered by userspace activity (e.g. the user
  566. * presses the suspend button or a power management daemon decides to
  567. * put the platform in low power mode). The device's behavior in this
  568. * mode is dictated by the wake-on-WLAN configuration.
  569. *
  570. * In runtime power management, only the devices which are themselves
  571. * idle enter a low power state. This is done at runtime, which means
  572. * that the entire system is still running normally. This mode is
  573. * usually triggered automatically by the device driver and requires
  574. * the ability to enter and exit the low power modes in a very short
  575. * time, so there is not much impact in usability.
  576. *
  577. * The terms used for the device's behavior are as follows:
  578. *
  579. * - D0: the device is fully powered and the host is awake;
  580. * - D3: the device is in low power mode and only reacts to
  581. * specific events (e.g. magic-packet received or scan
  582. * results found);
  583. * - D0I3: the device is in low power mode and reacts to any
  584. * activity (e.g. RX);
  585. *
  586. * These terms reflect the power modes in the firmware and are not to
  587. * be confused with the physical device power state. The NIC can be
  588. * in D0I3 mode even if, for instance, the PCI device is in D3 state.
  589. */
  590. /**
  591. * enum iwl_plat_pm_mode - platform power management mode
  592. *
  593. * This enumeration describes the device's platform power management
  594. * behavior when in idle mode (i.e. runtime power management) or when
  595. * in system-wide suspend (i.e WoWLAN).
  596. *
  597. * @IWL_PLAT_PM_MODE_DISABLED: power management is disabled for this
  598. * device. At runtime, this means that nothing happens and the
  599. * device always remains in active. In system-wide suspend mode,
  600. * it means that the all connections will be closed automatically
  601. * by mac80211 before the platform is suspended.
  602. * @IWL_PLAT_PM_MODE_D3: the device goes into D3 mode (i.e. WoWLAN).
  603. * For runtime power management, this mode is not officially
  604. * supported.
  605. * @IWL_PLAT_PM_MODE_D0I3: the device goes into D0I3 mode.
  606. */
  607. enum iwl_plat_pm_mode {
  608. IWL_PLAT_PM_MODE_DISABLED,
  609. IWL_PLAT_PM_MODE_D3,
  610. IWL_PLAT_PM_MODE_D0I3,
  611. };
  612. /* Max time to wait for trans to become idle/non-idle on d0i3
  613. * enter/exit (in msecs).
  614. */
  615. #define IWL_TRANS_IDLE_TIMEOUT 2000
  616. /**
  617. * struct iwl_trans - transport common data
  618. *
  619. * @ops - pointer to iwl_trans_ops
  620. * @op_mode - pointer to the op_mode
  621. * @cfg - pointer to the configuration
  622. * @drv - pointer to iwl_drv
  623. * @status: a bit-mask of transport status flags
  624. * @dev - pointer to struct device * that represents the device
  625. * @max_skb_frags: maximum number of fragments an SKB can have when transmitted.
  626. * 0 indicates that frag SKBs (NETIF_F_SG) aren't supported.
  627. * @hw_rf_id a u32 with the device RF ID
  628. * @hw_id: a u32 with the ID of the device / sub-device.
  629. * Set during transport allocation.
  630. * @hw_id_str: a string with info about HW ID. Set during transport allocation.
  631. * @pm_support: set to true in start_hw if link pm is supported
  632. * @ltr_enabled: set to true if the LTR is enabled
  633. * @wide_cmd_header: true when ucode supports wide command header format
  634. * @num_rx_queues: number of RX queues allocated by the transport;
  635. * the transport must set this before calling iwl_drv_start()
  636. * @dev_cmd_pool: pool for Tx cmd allocation - for internal use only.
  637. * The user should use iwl_trans_{alloc,free}_tx_cmd.
  638. * @rx_mpdu_cmd: MPDU RX command ID, must be assigned by opmode before
  639. * starting the firmware, used for tracing
  640. * @rx_mpdu_cmd_hdr_size: used for tracing, amount of data before the
  641. * start of the 802.11 header in the @rx_mpdu_cmd
  642. * @dflt_pwr_limit: default power limit fetched from the platform (ACPI)
  643. * @dbg_dest_tlv: points to the destination TLV for debug
  644. * @dbg_conf_tlv: array of pointers to configuration TLVs for debug
  645. * @dbg_trigger_tlv: array of pointers to triggers TLVs for debug
  646. * @dbg_dest_reg_num: num of reg_ops in %dbg_dest_tlv
  647. * @paging_req_addr: The location were the FW will upload / download the pages
  648. * from. The address is set by the opmode
  649. * @paging_db: Pointer to the opmode paging data base, the pointer is set by
  650. * the opmode.
  651. * @paging_download_buf: Buffer used for copying all of the pages before
  652. * downloading them to the FW. The buffer is allocated in the opmode
  653. * @system_pm_mode: the system-wide power management mode in use.
  654. * This mode is set dynamically, depending on the WoWLAN values
  655. * configured from the userspace at runtime.
  656. * @runtime_pm_mode: the runtime power management mode in use. This
  657. * mode is set during the initialization phase and is not
  658. * supposed to change during runtime.
  659. */
  660. struct iwl_trans {
  661. const struct iwl_trans_ops *ops;
  662. struct iwl_op_mode *op_mode;
  663. const struct iwl_cfg *cfg;
  664. struct iwl_drv *drv;
  665. enum iwl_trans_state state;
  666. unsigned long status;
  667. struct device *dev;
  668. u32 max_skb_frags;
  669. u32 hw_rev;
  670. u32 hw_rf_id;
  671. u32 hw_id;
  672. char hw_id_str[52];
  673. u8 rx_mpdu_cmd, rx_mpdu_cmd_hdr_size;
  674. bool pm_support;
  675. bool ltr_enabled;
  676. const struct iwl_hcmd_arr *command_groups;
  677. int command_groups_size;
  678. bool wide_cmd_header;
  679. u8 num_rx_queues;
  680. /* The following fields are internal only */
  681. struct kmem_cache *dev_cmd_pool;
  682. char dev_cmd_pool_name[50];
  683. struct dentry *dbgfs_dir;
  684. #ifdef CONFIG_LOCKDEP
  685. struct lockdep_map sync_cmd_lockdep_map;
  686. #endif
  687. u64 dflt_pwr_limit;
  688. const struct iwl_fw_dbg_dest_tlv *dbg_dest_tlv;
  689. const struct iwl_fw_dbg_conf_tlv *dbg_conf_tlv[FW_DBG_CONF_MAX];
  690. struct iwl_fw_dbg_trigger_tlv * const *dbg_trigger_tlv;
  691. u8 dbg_dest_reg_num;
  692. /*
  693. * Paging parameters - All of the parameters should be set by the
  694. * opmode when paging is enabled
  695. */
  696. u32 paging_req_addr;
  697. struct iwl_fw_paging *paging_db;
  698. void *paging_download_buf;
  699. enum iwl_plat_pm_mode system_pm_mode;
  700. enum iwl_plat_pm_mode runtime_pm_mode;
  701. bool suspending;
  702. /* pointer to trans specific struct */
  703. /*Ensure that this pointer will always be aligned to sizeof pointer */
  704. char trans_specific[0] __aligned(sizeof(void *));
  705. };
  706. const char *iwl_get_cmd_string(struct iwl_trans *trans, u32 id);
  707. int iwl_cmd_groups_verify_sorted(const struct iwl_trans_config *trans);
  708. static inline void iwl_trans_configure(struct iwl_trans *trans,
  709. const struct iwl_trans_config *trans_cfg)
  710. {
  711. trans->op_mode = trans_cfg->op_mode;
  712. trans->ops->configure(trans, trans_cfg);
  713. WARN_ON(iwl_cmd_groups_verify_sorted(trans_cfg));
  714. }
  715. static inline int _iwl_trans_start_hw(struct iwl_trans *trans, bool low_power)
  716. {
  717. might_sleep();
  718. return trans->ops->start_hw(trans, low_power);
  719. }
  720. static inline int iwl_trans_start_hw(struct iwl_trans *trans)
  721. {
  722. return trans->ops->start_hw(trans, true);
  723. }
  724. static inline void iwl_trans_op_mode_leave(struct iwl_trans *trans)
  725. {
  726. might_sleep();
  727. if (trans->ops->op_mode_leave)
  728. trans->ops->op_mode_leave(trans);
  729. trans->op_mode = NULL;
  730. trans->state = IWL_TRANS_NO_FW;
  731. }
  732. static inline void iwl_trans_fw_alive(struct iwl_trans *trans, u32 scd_addr)
  733. {
  734. might_sleep();
  735. trans->state = IWL_TRANS_FW_ALIVE;
  736. trans->ops->fw_alive(trans, scd_addr);
  737. }
  738. static inline int iwl_trans_start_fw(struct iwl_trans *trans,
  739. const struct fw_img *fw,
  740. bool run_in_rfkill)
  741. {
  742. might_sleep();
  743. WARN_ON_ONCE(!trans->rx_mpdu_cmd);
  744. clear_bit(STATUS_FW_ERROR, &trans->status);
  745. return trans->ops->start_fw(trans, fw, run_in_rfkill);
  746. }
  747. static inline int iwl_trans_update_sf(struct iwl_trans *trans,
  748. struct iwl_sf_region *st_fwrd_space)
  749. {
  750. might_sleep();
  751. if (trans->ops->update_sf)
  752. return trans->ops->update_sf(trans, st_fwrd_space);
  753. return 0;
  754. }
  755. static inline void _iwl_trans_stop_device(struct iwl_trans *trans,
  756. bool low_power)
  757. {
  758. might_sleep();
  759. trans->ops->stop_device(trans, low_power);
  760. trans->state = IWL_TRANS_NO_FW;
  761. }
  762. static inline void iwl_trans_stop_device(struct iwl_trans *trans)
  763. {
  764. _iwl_trans_stop_device(trans, true);
  765. }
  766. static inline void iwl_trans_d3_suspend(struct iwl_trans *trans, bool test,
  767. bool reset)
  768. {
  769. might_sleep();
  770. if (trans->ops->d3_suspend)
  771. trans->ops->d3_suspend(trans, test, reset);
  772. }
  773. static inline int iwl_trans_d3_resume(struct iwl_trans *trans,
  774. enum iwl_d3_status *status,
  775. bool test, bool reset)
  776. {
  777. might_sleep();
  778. if (!trans->ops->d3_resume)
  779. return 0;
  780. return trans->ops->d3_resume(trans, status, test, reset);
  781. }
  782. static inline void iwl_trans_ref(struct iwl_trans *trans)
  783. {
  784. if (trans->ops->ref)
  785. trans->ops->ref(trans);
  786. }
  787. static inline void iwl_trans_unref(struct iwl_trans *trans)
  788. {
  789. if (trans->ops->unref)
  790. trans->ops->unref(trans);
  791. }
  792. static inline int iwl_trans_suspend(struct iwl_trans *trans)
  793. {
  794. if (!trans->ops->suspend)
  795. return 0;
  796. return trans->ops->suspend(trans);
  797. }
  798. static inline void iwl_trans_resume(struct iwl_trans *trans)
  799. {
  800. if (trans->ops->resume)
  801. trans->ops->resume(trans);
  802. }
  803. static inline struct iwl_trans_dump_data *
  804. iwl_trans_dump_data(struct iwl_trans *trans,
  805. const struct iwl_fw_dbg_trigger_tlv *trigger)
  806. {
  807. if (!trans->ops->dump_data)
  808. return NULL;
  809. return trans->ops->dump_data(trans, trigger);
  810. }
  811. static inline struct iwl_device_cmd *
  812. iwl_trans_alloc_tx_cmd(struct iwl_trans *trans)
  813. {
  814. return kmem_cache_alloc(trans->dev_cmd_pool, GFP_ATOMIC);
  815. }
  816. int iwl_trans_send_cmd(struct iwl_trans *trans, struct iwl_host_cmd *cmd);
  817. static inline void iwl_trans_free_tx_cmd(struct iwl_trans *trans,
  818. struct iwl_device_cmd *dev_cmd)
  819. {
  820. kmem_cache_free(trans->dev_cmd_pool, dev_cmd);
  821. }
  822. static inline int iwl_trans_tx(struct iwl_trans *trans, struct sk_buff *skb,
  823. struct iwl_device_cmd *dev_cmd, int queue)
  824. {
  825. if (unlikely(test_bit(STATUS_FW_ERROR, &trans->status)))
  826. return -EIO;
  827. if (WARN_ON_ONCE(trans->state != IWL_TRANS_FW_ALIVE)) {
  828. IWL_ERR(trans, "%s bad state = %d\n", __func__, trans->state);
  829. return -EIO;
  830. }
  831. return trans->ops->tx(trans, skb, dev_cmd, queue);
  832. }
  833. static inline void iwl_trans_reclaim(struct iwl_trans *trans, int queue,
  834. int ssn, struct sk_buff_head *skbs)
  835. {
  836. if (WARN_ON_ONCE(trans->state != IWL_TRANS_FW_ALIVE)) {
  837. IWL_ERR(trans, "%s bad state = %d\n", __func__, trans->state);
  838. return;
  839. }
  840. trans->ops->reclaim(trans, queue, ssn, skbs);
  841. }
  842. static inline void iwl_trans_txq_disable(struct iwl_trans *trans, int queue,
  843. bool configure_scd)
  844. {
  845. trans->ops->txq_disable(trans, queue, configure_scd);
  846. }
  847. static inline bool
  848. iwl_trans_txq_enable_cfg(struct iwl_trans *trans, int queue, u16 ssn,
  849. const struct iwl_trans_txq_scd_cfg *cfg,
  850. unsigned int queue_wdg_timeout)
  851. {
  852. might_sleep();
  853. if (WARN_ON_ONCE(trans->state != IWL_TRANS_FW_ALIVE)) {
  854. IWL_ERR(trans, "%s bad state = %d\n", __func__, trans->state);
  855. return false;
  856. }
  857. return trans->ops->txq_enable(trans, queue, ssn,
  858. cfg, queue_wdg_timeout);
  859. }
  860. static inline void
  861. iwl_trans_txq_free(struct iwl_trans *trans, int queue)
  862. {
  863. if (WARN_ON_ONCE(!trans->ops->txq_free))
  864. return;
  865. trans->ops->txq_free(trans, queue);
  866. }
  867. static inline int
  868. iwl_trans_txq_alloc(struct iwl_trans *trans,
  869. struct iwl_tx_queue_cfg_cmd *cmd,
  870. int cmd_id,
  871. unsigned int queue_wdg_timeout)
  872. {
  873. might_sleep();
  874. if (WARN_ON_ONCE(!trans->ops->txq_alloc))
  875. return -ENOTSUPP;
  876. if (WARN_ON_ONCE(trans->state != IWL_TRANS_FW_ALIVE)) {
  877. IWL_ERR(trans, "%s bad state = %d\n", __func__, trans->state);
  878. return -EIO;
  879. }
  880. return trans->ops->txq_alloc(trans, cmd, cmd_id, queue_wdg_timeout);
  881. }
  882. static inline void iwl_trans_txq_set_shared_mode(struct iwl_trans *trans,
  883. int queue, bool shared_mode)
  884. {
  885. if (trans->ops->txq_set_shared_mode)
  886. trans->ops->txq_set_shared_mode(trans, queue, shared_mode);
  887. }
  888. static inline void iwl_trans_txq_enable(struct iwl_trans *trans, int queue,
  889. int fifo, int sta_id, int tid,
  890. int frame_limit, u16 ssn,
  891. unsigned int queue_wdg_timeout)
  892. {
  893. struct iwl_trans_txq_scd_cfg cfg = {
  894. .fifo = fifo,
  895. .sta_id = sta_id,
  896. .tid = tid,
  897. .frame_limit = frame_limit,
  898. .aggregate = sta_id >= 0,
  899. };
  900. iwl_trans_txq_enable_cfg(trans, queue, ssn, &cfg, queue_wdg_timeout);
  901. }
  902. static inline
  903. void iwl_trans_ac_txq_enable(struct iwl_trans *trans, int queue, int fifo,
  904. unsigned int queue_wdg_timeout)
  905. {
  906. struct iwl_trans_txq_scd_cfg cfg = {
  907. .fifo = fifo,
  908. .sta_id = -1,
  909. .tid = IWL_MAX_TID_COUNT,
  910. .frame_limit = IWL_FRAME_LIMIT,
  911. .aggregate = false,
  912. };
  913. iwl_trans_txq_enable_cfg(trans, queue, 0, &cfg, queue_wdg_timeout);
  914. }
  915. static inline void iwl_trans_freeze_txq_timer(struct iwl_trans *trans,
  916. unsigned long txqs,
  917. bool freeze)
  918. {
  919. if (WARN_ON_ONCE(trans->state != IWL_TRANS_FW_ALIVE)) {
  920. IWL_ERR(trans, "%s bad state = %d\n", __func__, trans->state);
  921. return;
  922. }
  923. if (trans->ops->freeze_txq_timer)
  924. trans->ops->freeze_txq_timer(trans, txqs, freeze);
  925. }
  926. static inline void iwl_trans_block_txq_ptrs(struct iwl_trans *trans,
  927. bool block)
  928. {
  929. if (WARN_ON_ONCE(trans->state != IWL_TRANS_FW_ALIVE)) {
  930. IWL_ERR(trans, "%s bad state = %d\n", __func__, trans->state);
  931. return;
  932. }
  933. if (trans->ops->block_txq_ptrs)
  934. trans->ops->block_txq_ptrs(trans, block);
  935. }
  936. static inline int iwl_trans_wait_tx_queues_empty(struct iwl_trans *trans,
  937. u32 txqs)
  938. {
  939. if (WARN_ON_ONCE(!trans->ops->wait_tx_queues_empty))
  940. return -ENOTSUPP;
  941. if (WARN_ON_ONCE(trans->state != IWL_TRANS_FW_ALIVE)) {
  942. IWL_ERR(trans, "%s bad state = %d\n", __func__, trans->state);
  943. return -EIO;
  944. }
  945. return trans->ops->wait_tx_queues_empty(trans, txqs);
  946. }
  947. static inline int iwl_trans_wait_txq_empty(struct iwl_trans *trans, int queue)
  948. {
  949. if (WARN_ON_ONCE(!trans->ops->wait_txq_empty))
  950. return -ENOTSUPP;
  951. if (WARN_ON_ONCE(trans->state != IWL_TRANS_FW_ALIVE)) {
  952. IWL_ERR(trans, "%s bad state = %d\n", __func__, trans->state);
  953. return -EIO;
  954. }
  955. return trans->ops->wait_txq_empty(trans, queue);
  956. }
  957. static inline void iwl_trans_write8(struct iwl_trans *trans, u32 ofs, u8 val)
  958. {
  959. trans->ops->write8(trans, ofs, val);
  960. }
  961. static inline void iwl_trans_write32(struct iwl_trans *trans, u32 ofs, u32 val)
  962. {
  963. trans->ops->write32(trans, ofs, val);
  964. }
  965. static inline u32 iwl_trans_read32(struct iwl_trans *trans, u32 ofs)
  966. {
  967. return trans->ops->read32(trans, ofs);
  968. }
  969. static inline u32 iwl_trans_read_prph(struct iwl_trans *trans, u32 ofs)
  970. {
  971. return trans->ops->read_prph(trans, ofs);
  972. }
  973. static inline void iwl_trans_write_prph(struct iwl_trans *trans, u32 ofs,
  974. u32 val)
  975. {
  976. return trans->ops->write_prph(trans, ofs, val);
  977. }
  978. static inline int iwl_trans_read_mem(struct iwl_trans *trans, u32 addr,
  979. void *buf, int dwords)
  980. {
  981. return trans->ops->read_mem(trans, addr, buf, dwords);
  982. }
  983. #define iwl_trans_read_mem_bytes(trans, addr, buf, bufsize) \
  984. do { \
  985. if (__builtin_constant_p(bufsize)) \
  986. BUILD_BUG_ON((bufsize) % sizeof(u32)); \
  987. iwl_trans_read_mem(trans, addr, buf, (bufsize) / sizeof(u32));\
  988. } while (0)
  989. static inline u32 iwl_trans_read_mem32(struct iwl_trans *trans, u32 addr)
  990. {
  991. u32 value;
  992. if (WARN_ON(iwl_trans_read_mem(trans, addr, &value, 1)))
  993. return 0xa5a5a5a5;
  994. return value;
  995. }
  996. static inline int iwl_trans_write_mem(struct iwl_trans *trans, u32 addr,
  997. const void *buf, int dwords)
  998. {
  999. return trans->ops->write_mem(trans, addr, buf, dwords);
  1000. }
  1001. static inline u32 iwl_trans_write_mem32(struct iwl_trans *trans, u32 addr,
  1002. u32 val)
  1003. {
  1004. return iwl_trans_write_mem(trans, addr, &val, 1);
  1005. }
  1006. static inline void iwl_trans_set_pmi(struct iwl_trans *trans, bool state)
  1007. {
  1008. if (trans->ops->set_pmi)
  1009. trans->ops->set_pmi(trans, state);
  1010. }
  1011. static inline void
  1012. iwl_trans_set_bits_mask(struct iwl_trans *trans, u32 reg, u32 mask, u32 value)
  1013. {
  1014. trans->ops->set_bits_mask(trans, reg, mask, value);
  1015. }
  1016. #define iwl_trans_grab_nic_access(trans, flags) \
  1017. __cond_lock(nic_access, \
  1018. likely((trans)->ops->grab_nic_access(trans, flags)))
  1019. static inline void __releases(nic_access)
  1020. iwl_trans_release_nic_access(struct iwl_trans *trans, unsigned long *flags)
  1021. {
  1022. trans->ops->release_nic_access(trans, flags);
  1023. __release(nic_access);
  1024. }
  1025. static inline void iwl_trans_fw_error(struct iwl_trans *trans)
  1026. {
  1027. if (WARN_ON_ONCE(!trans->op_mode))
  1028. return;
  1029. /* prevent double restarts due to the same erroneous FW */
  1030. if (!test_and_set_bit(STATUS_FW_ERROR, &trans->status))
  1031. iwl_op_mode_nic_error(trans->op_mode);
  1032. }
  1033. /*****************************************************
  1034. * transport helper functions
  1035. *****************************************************/
  1036. struct iwl_trans *iwl_trans_alloc(unsigned int priv_size,
  1037. struct device *dev,
  1038. const struct iwl_cfg *cfg,
  1039. const struct iwl_trans_ops *ops);
  1040. void iwl_trans_free(struct iwl_trans *trans);
  1041. /*****************************************************
  1042. * driver (transport) register/unregister functions
  1043. ******************************************************/
  1044. int __must_check iwl_pci_register_driver(void);
  1045. void iwl_pci_unregister_driver(void);
  1046. #endif /* __iwl_trans_h__ */