serdes.c 5.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229
  1. /*
  2. * Marvell 88E6xxx SERDES manipulation, via SMI bus
  3. *
  4. * Copyright (c) 2008 Marvell Semiconductor
  5. *
  6. * Copyright (c) 2017 Andrew Lunn <andrew@lunn.ch>
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation; either version 2 of the License, or
  11. * (at your option) any later version.
  12. */
  13. #include <linux/mii.h>
  14. #include "chip.h"
  15. #include "global2.h"
  16. #include "phy.h"
  17. #include "port.h"
  18. #include "serdes.h"
  19. static int mv88e6352_serdes_read(struct mv88e6xxx_chip *chip, int reg,
  20. u16 *val)
  21. {
  22. return mv88e6xxx_phy_page_read(chip, MV88E6352_ADDR_SERDES,
  23. MV88E6352_SERDES_PAGE_FIBER,
  24. reg, val);
  25. }
  26. static int mv88e6352_serdes_write(struct mv88e6xxx_chip *chip, int reg,
  27. u16 val)
  28. {
  29. return mv88e6xxx_phy_page_write(chip, MV88E6352_ADDR_SERDES,
  30. MV88E6352_SERDES_PAGE_FIBER,
  31. reg, val);
  32. }
  33. static int mv88e6352_serdes_power_set(struct mv88e6xxx_chip *chip, bool on)
  34. {
  35. u16 val, new_val;
  36. int err;
  37. err = mv88e6352_serdes_read(chip, MII_BMCR, &val);
  38. if (err)
  39. return err;
  40. if (on)
  41. new_val = val & ~BMCR_PDOWN;
  42. else
  43. new_val = val | BMCR_PDOWN;
  44. if (val != new_val)
  45. err = mv88e6352_serdes_write(chip, MII_BMCR, new_val);
  46. return err;
  47. }
  48. int mv88e6352_serdes_power(struct mv88e6xxx_chip *chip, int port, bool on)
  49. {
  50. int err;
  51. u8 cmode;
  52. err = mv88e6xxx_port_get_cmode(chip, port, &cmode);
  53. if (err)
  54. return err;
  55. if ((cmode == MV88E6XXX_PORT_STS_CMODE_100BASE_X) ||
  56. (cmode == MV88E6XXX_PORT_STS_CMODE_1000BASE_X) ||
  57. (cmode == MV88E6XXX_PORT_STS_CMODE_SGMII)) {
  58. err = mv88e6352_serdes_power_set(chip, on);
  59. if (err < 0)
  60. return err;
  61. }
  62. return 0;
  63. }
  64. /* Set the power on/off for 10GBASE-R and 10GBASE-X4/X2 */
  65. static int mv88e6390_serdes_10g(struct mv88e6xxx_chip *chip, int addr, bool on)
  66. {
  67. u16 val, new_val;
  68. int reg_c45;
  69. int err;
  70. reg_c45 = MII_ADDR_C45 | MV88E6390_SERDES_DEVICE |
  71. MV88E6390_PCS_CONTROL_1;
  72. err = mv88e6xxx_phy_read(chip, addr, reg_c45, &val);
  73. if (err)
  74. return err;
  75. if (on)
  76. new_val = val & ~(MV88E6390_PCS_CONTROL_1_RESET |
  77. MV88E6390_PCS_CONTROL_1_LOOPBACK |
  78. MV88E6390_PCS_CONTROL_1_PDOWN);
  79. else
  80. new_val = val | MV88E6390_PCS_CONTROL_1_PDOWN;
  81. if (val != new_val)
  82. err = mv88e6xxx_phy_write(chip, addr, reg_c45, new_val);
  83. return err;
  84. }
  85. /* Set the power on/off for 10GBASE-R and 10GBASE-X4/X2 */
  86. static int mv88e6390_serdes_sgmii(struct mv88e6xxx_chip *chip, int addr,
  87. bool on)
  88. {
  89. u16 val, new_val;
  90. int reg_c45;
  91. int err;
  92. reg_c45 = MII_ADDR_C45 | MV88E6390_SERDES_DEVICE |
  93. MV88E6390_SGMII_CONTROL;
  94. err = mv88e6xxx_phy_read(chip, addr, reg_c45, &val);
  95. if (err)
  96. return err;
  97. if (on)
  98. new_val = val & ~(MV88E6390_SGMII_CONTROL_RESET |
  99. MV88E6390_SGMII_CONTROL_LOOPBACK |
  100. MV88E6390_SGMII_CONTROL_PDOWN);
  101. else
  102. new_val = val | MV88E6390_SGMII_CONTROL_PDOWN;
  103. if (val != new_val)
  104. err = mv88e6xxx_phy_write(chip, addr, reg_c45, new_val);
  105. return err;
  106. }
  107. static int mv88e6390_serdes_lower(struct mv88e6xxx_chip *chip, u8 cmode,
  108. int port_donor, int lane, bool rxaui, bool on)
  109. {
  110. int err;
  111. u8 cmode_donor;
  112. err = mv88e6xxx_port_get_cmode(chip, port_donor, &cmode_donor);
  113. if (err)
  114. return err;
  115. switch (cmode_donor) {
  116. case MV88E6XXX_PORT_STS_CMODE_RXAUI:
  117. if (!rxaui)
  118. break;
  119. /* Fall through */
  120. case MV88E6XXX_PORT_STS_CMODE_1000BASE_X:
  121. case MV88E6XXX_PORT_STS_CMODE_SGMII:
  122. case MV88E6XXX_PORT_STS_CMODE_2500BASEX:
  123. if (cmode == MV88E6XXX_PORT_STS_CMODE_1000BASE_X ||
  124. cmode == MV88E6XXX_PORT_STS_CMODE_SGMII)
  125. return mv88e6390_serdes_sgmii(chip, lane, on);
  126. }
  127. return 0;
  128. }
  129. static int mv88e6390_serdes_port9(struct mv88e6xxx_chip *chip, u8 cmode,
  130. bool on)
  131. {
  132. switch (cmode) {
  133. case MV88E6XXX_PORT_STS_CMODE_1000BASE_X:
  134. case MV88E6XXX_PORT_STS_CMODE_SGMII:
  135. return mv88e6390_serdes_sgmii(chip, MV88E6390_PORT9_LANE0, on);
  136. case MV88E6XXX_PORT_STS_CMODE_XAUI:
  137. case MV88E6XXX_PORT_STS_CMODE_RXAUI:
  138. case MV88E6XXX_PORT_STS_CMODE_2500BASEX:
  139. return mv88e6390_serdes_10g(chip, MV88E6390_PORT9_LANE0, on);
  140. }
  141. return 0;
  142. }
  143. static int mv88e6390_serdes_port10(struct mv88e6xxx_chip *chip, u8 cmode,
  144. bool on)
  145. {
  146. switch (cmode) {
  147. case MV88E6XXX_PORT_STS_CMODE_SGMII:
  148. return mv88e6390_serdes_sgmii(chip, MV88E6390_PORT10_LANE0, on);
  149. case MV88E6XXX_PORT_STS_CMODE_XAUI:
  150. case MV88E6XXX_PORT_STS_CMODE_RXAUI:
  151. case MV88E6XXX_PORT_STS_CMODE_1000BASE_X:
  152. case MV88E6XXX_PORT_STS_CMODE_2500BASEX:
  153. return mv88e6390_serdes_10g(chip, MV88E6390_PORT10_LANE0, on);
  154. }
  155. return 0;
  156. }
  157. int mv88e6390_serdes_power(struct mv88e6xxx_chip *chip, int port, bool on)
  158. {
  159. u8 cmode;
  160. int err;
  161. err = mv88e6xxx_port_get_cmode(chip, port, &cmode);
  162. if (err)
  163. return err;
  164. switch (port) {
  165. case 2:
  166. return mv88e6390_serdes_lower(chip, cmode, 9,
  167. MV88E6390_PORT9_LANE1,
  168. false, on);
  169. case 3:
  170. return mv88e6390_serdes_lower(chip, cmode, 9,
  171. MV88E6390_PORT9_LANE2,
  172. true, on);
  173. case 4:
  174. return mv88e6390_serdes_lower(chip, cmode, 9,
  175. MV88E6390_PORT9_LANE3,
  176. true, on);
  177. case 5:
  178. return mv88e6390_serdes_lower(chip, cmode, 10,
  179. MV88E6390_PORT10_LANE1,
  180. false, on);
  181. case 6:
  182. return mv88e6390_serdes_lower(chip, cmode, 10,
  183. MV88E6390_PORT10_LANE2,
  184. true, on);
  185. case 7:
  186. return mv88e6390_serdes_lower(chip, cmode, 10,
  187. MV88E6390_PORT10_LANE3,
  188. true, on);
  189. case 9:
  190. return mv88e6390_serdes_port9(chip, cmode, on);
  191. case 10:
  192. return mv88e6390_serdes_port10(chip, cmode, on);
  193. }
  194. return 0;
  195. }